|
ATLAS Offline Software
|
Go to the documentation of this file.
5 #ifndef TGGSectorLogic_hh
6 #define TGGSectorLogic_hh
22 class TGCTileMuCoincidenceLUT;
26 class TGCBIS78CoincidenceMap;
27 class TGCEIFICoincidenceMap;
32 class TGCDatabaseManager;
34 class TGCHighPtChipOut;
36 class TGCNSWCoincidenceMap;
37 class TGCRPhiCoincidenceOut;
38 class TGCTrackSelectorOut;
71 void setTMDB(std::shared_ptr<const LVL1TGC::TGCTMDB>
tmdb);
72 void setNSW(std::shared_ptr<const LVL1TGC::TGCNSW> nsw);
73 void setBIS78(std::shared_ptr<const LVL1TGC::TGCBIS78> bis78);
128 std::shared_ptr<const LVL1TGC::TGCTileMuCoincidenceLUT>
m_tileMuLUT;
129 std::shared_ptr<const LVL1TGC::TGCTMDB>
m_pTMDB;
130 std::shared_ptr<const LVL1TGC::TGCNSW>
m_nsw;
131 std::shared_ptr<const TGCNSWCoincidenceMap>
m_mapNSW;
132 std::shared_ptr<const LVL1TGC::TGCBIS78>
m_bis78;
133 std::shared_ptr<const LVL1TGC::TGCBIS78CoincidenceMap>
m_mapBIS78;
int getTileMuonWord() const
const TGCInnerTrackletSlot * m_innerTrackletSlots[TGCInnerTrackletSlotHolder::NUMBER_OF_SLOTS_PER_TRIGGER_SECTOR]
TGCRegionType getRegion() const
std::shared_ptr< const TGCNSWCoincidenceMap > m_mapNSW
std::shared_ptr< const LVL1TGC::TGCNSW > m_nsw
std::shared_ptr< TGCTrackSelectorOut > m_trackSelectorOut
int m_NumberOfWireHighPtBoard
void setInnerTrackletSlots(const TGCInnerTrackletSlot *innerTrackletSlots[])
int getNumberOfSubSector() const
void setBIS78(std::shared_ptr< const LVL1TGC::TGCBIS78 > bis78)
void doInnerCoincidence(const SG::ReadCondHandleKey< TGCTriggerData > &readCondKey, int SSCId, TGCRPhiCoincidenceOut *coincidenceOut)
TGCSectorLogic & operator=(const TGCSectorLogic &right)
std::shared_ptr< const LVL1TGC::TGCBIS78 > m_bis78
LVL1TGC::TGCSide m_sideId
void setNSW(std::shared_ptr< const LVL1TGC::TGCNSW > nsw)
bool doTILECoincidence(TGCRPhiCoincidenceOut *coincidenceOut)
TGCSSCController m_SSCController
bool doTGCBIS78Coincidence(TGCRPhiCoincidenceOut *coincidenceOut)
TGCHighPtBoard * m_stripHighPtBoard
TGCSectorLogic(TGCArguments *, const TGCDatabaseManager *db, TGCRegionType regionIn, int id)
TGCRPhiCoincidenceMatrix m_matrix
virtual ~TGCSectorLogic()
TGCSSCController * getSSCController()
void setTMDB(std::shared_ptr< const LVL1TGC::TGCTMDB > tmdb)
std::shared_ptr< const LVL1TGC::TGCTileMuCoincidenceLUT > m_tileMuLUT
void setWireHighPtBoard(int port, TGCHighPtBoard *highPtBoard)
std::shared_ptr< const LVL1TGC::TGCGoodMF > m_mapGoodMF
TGCHighPtBoard * m_wireHighPtBoard[MaxNumberOfWireHighPtBoard]
bool hitTileMu(const uint8_t &mask, const uint8_t &hit6, const uint8_t &hit56) const
bool doTGCEICoincidence(TGCRPhiCoincidenceOut *coincidenceOut)
const TGCArguments * tgcArgs() const
@ NUMBER_OF_SLOTS_PER_TRIGGER_SECTOR
void clockIn(const SG::ReadCondHandleKey< TGCTriggerData > &readCondKey, int bidIn, bool process=true)
void doTGCNSWCoincidence(TGCRPhiCoincidenceOut *coincidenceOut)
int getNumberOfSubSectorCluster() const
std::shared_ptr< const LVL1TGC::TGCBIS78CoincidenceMap > m_mapBIS78
bool doTGCFICoincidence(TGCRPhiCoincidenceOut *coincidenceOut)
@ MaxNumberOfWireHighPtBoard
const LVL1TGC::TGCEIFICoincidenceMap * m_mapEIFI
TGCHighPtChipOut * m_wireHighPtChipOut[MaxNumberOfWireHighPtBoard]
void setStripHighPtBoard(TGCHighPtBoard *highPtBoard)
void dec2bin(int dec, char *binstr, int length)
TGCSide
The sides of TGC (A- or C-side)
void getTrackSelectorOutput(std::shared_ptr< TGCTrackSelectorOut > &trackSelectorOut) const
int getNumberOfWireHighPtBoard() const
int getInnerStationWord() const
TGCTrackSelector m_trackSelector
std::shared_ptr< const LVL1TGC::TGCTMDB > m_pTMDB
TGCHighPtChipOut * m_stripHighPtChipOut