ATLAS Offline Software
FPGATrackSimLogicalHitsProcessAlg.cxx
Go to the documentation of this file.
1 
3 // Copyright (C) 2002-2025 CERN for the benefit of the ATLAS collaboration
4 
6 
15 
19 
21 
24 
26 
27 #include "GaudiKernel/IEventProcessor.h"
28 
29 #include <algorithm>
30 #include <vector>
31 
32 constexpr bool enableBenchmark =
33 #ifdef BENCHMARK_FPGATRACKSIM
34  true;
35 #else
36  false;
37 #endif
38 
40 // Initialize
41 
42 FPGATrackSimLogicalHitsProcessAlg::FPGATrackSimLogicalHitsProcessAlg (const std::string& name, ISvcLocator* pSvcLocator) :
43  AthAlgorithm(name, pSvcLocator)
44 {
45 }
46 
47 
49 {
50  std::stringstream ss(m_description);
51  std::string line;
52  ATH_MSG_INFO("Tag config:");
53  if (!m_description.empty()) {
54  while (std::getline(ss, line, '\n')) {
55  ATH_MSG_INFO('\t' << line);
56  }
57  }
58  ATH_CHECK(m_roadFinderTool.retrieve());
59  ATH_CHECK(m_LRTRoadFilterTool.retrieve(EnableTool{m_doLRT}));
60  ATH_CHECK(m_LRTRoadFinderTool.retrieve(EnableTool{m_doLRT}));
61  ATH_CHECK(m_houghRootOutputTool.retrieve(EnableTool{m_doHoughRootOutput1st}));
62  ATH_CHECK(m_NNTrackTool.retrieve(EnableTool{m_doNNTrack}));
63  ATH_CHECK(m_roadFilterTool.retrieve(EnableTool{m_filterRoads}));
64  ATH_CHECK(m_roadFilterTool2.retrieve(EnableTool{m_filterRoads2}));
65 
66  ATH_CHECK(m_spacepointsTool.retrieve(EnableTool{m_doSpacepoints}));
67 
68  ATH_CHECK(m_trackFitterTool_1st.retrieve(EnableTool{m_doTracking}));
70  ATH_CHECK(m_writeOutputTool.retrieve());
71  ATH_CHECK(m_FPGATrackSimMapping.retrieve());
72  ATH_CHECK(m_slicingEngineTool.retrieve());
73 
74 
88 
89 
90 
91  ATH_MSG_DEBUG("initialize() Instantiating root objects");
92 
93  // ROOT branches created for test vectors.
94  m_logicEventOutputHeader = m_writeOutputTool->addOutputBranch(m_outputBranch.value(), true);
95 
97 
98  // Updated slicing engine test vectors will have three streams.
102 
103  // We also need a pre- and post- SP copy of the SPs.
105 
106  // Connect the slicing tools accordingly. We probably no longer need to hook up the roadfinder here.
109 
110  ATH_MSG_DEBUG("initialize() Setting branch");
111 
112  if (!m_monTool.empty())
113  ATH_CHECK(m_monTool.retrieve());
114 
126 
127  ATH_CHECK( m_chrono.retrieve() );
128  ATH_MSG_DEBUG("initialize() Finished");
129 
130  return StatusCode::SUCCESS;
131 }
132 
133 
135 // MAIN EXECUTE ROUTINE //
137 
139 {
140  const EventContext& ctx = getContext();
141 
142  // Get reference to hits from StoreGate.
144  if (!FPGAHits.isValid()) {
145  if (m_evt == 0) {
146  ATH_MSG_WARNING("Didn't receive " << FPGAHits.key() << " on first event; assuming no input events.");
147  }
148  SmartIF<IEventProcessor> appMgr{service("ApplicationMgr")};
149  if (!appMgr) {
150  ATH_MSG_ERROR("Failed to retrieve ApplicationMgr as IEventProcessor");
151  return StatusCode::FAILURE;
152  }
153  return appMgr->stopRun();
154  }
155 
156  // Set up write handles.
161 
162  ATH_CHECK( FPGAHits_1st.record (std::make_unique<FPGATrackSimHitCollection>()));
163  ATH_CHECK( FPGAHits_2nd.record (std::make_unique<FPGATrackSimHitCollection>()));
164  ATH_CHECK( FPGARoads_1st.record (std::make_unique<FPGATrackSimRoadCollection>()));
165  ATH_CHECK( FPGAHitsInRoads_1st.record (std::make_unique<FPGATrackSimHitContainer>()));
166 
168  ATH_CHECK(FPGATracks_1stHandle.record (std::make_unique<FPGATrackSimTrackCollection>()));
169 
171  ATH_CHECK( FPGAHitsFiltered_1st.record (std::make_unique<FPGATrackSimHitCollection>()));
172 
174  ATH_CHECK( FPGASpacePoints.record (std::make_unique<FPGATrackSimClusterCollection>()));
175 
176  // Query the event selection service to make sure this event passed cuts.
177  if (!m_evtSel->getSelectedEvent()) {
178 
179  // Potentially write the output data, now it's empty and reset, but this keeps things synchronized over trees
180  if (m_writeOutputData) {
181  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roads_1st;
182  std::vector<FPGATrackSimTrack> tracks_1st;
183  auto dataFlowInfo = std::make_unique<FPGATrackSimDataFlowInfo>();
184  ATH_CHECK(writeOutputData(roads_1st, tracks_1st, dataFlowInfo.get()));
185  }
186 
187  return StatusCode::SUCCESS;
188  }
189  ATH_MSG_INFO("Event accepted by: " << m_evtSel->name());
190 
191  // Event passes cuts, count it. technically, DataPrep does this now.
192  m_evt++;
193 
194  // Read event info structure. all we need this for is to propagate to our event info structures.
196  if (!FPGAEventInfo.isValid()) {
197  ATH_MSG_ERROR("Could not find FPGA Event Info with key " << FPGAEventInfo.key());
198  return StatusCode::FAILURE;
199  }
200  FPGATrackSimEventInfo eventInfo = *FPGAEventInfo.cptr();
203  m_slicedStripHeader->newEvent(eventInfo);
205 
206  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: Split hits to 1st and 2nd stage");
207 
208  std::vector<std::shared_ptr<const FPGATrackSimHit>> phits_output, phits_all, phits_1st, phits_2nd;
209  phits_1st.reserve(FPGAHits->size());
210  phits_2nd.reserve(FPGAHits->size());
211  ATH_MSG_DEBUG("Incoming Hits: " << FPGAHits->size());
212  for (const FPGATrackSimHit& hit : *(FPGAHits.cptr())) {
213  phits_all.emplace_back(&hit, [](const FPGATrackSimHit*){});
214  }
215 
216  // Use the slicing engine tool to do the stage-based separation. Does not use the pmap.
217  m_slicingEngineTool->sliceHits(phits_all, phits_1st, phits_2nd);
218  // record 1st stage hits in SG
219  for (auto& hit : phits_1st) {
220  FPGAHits_1st->push_back(*hit);
221  }
222 
224 
225  // The slicing engine puts strip hits into a logical event input header. That header now needs to go
226  // to the spacepoint tool if it's turned on. Those hits then get added to phits_1st or phits_2nd as appropriate.
227  if (m_doSpacepoints) {
228  m_spacepoints.clear();
229  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: SP fornmation");
231  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: SP fornmation");
232  for (const FPGATrackSimCluster& cluster : m_spacepoints) FPGASpacePoints->push_back(cluster);
233  }
234 
235  // Use a property to control whether the strips/SPs go to 1st or second stage.
236  for (const FPGATrackSimHit& hit : m_slicedStripHeader->towers().at(0).hits()) {
237  (m_secondStageStrips ? phits_2nd : phits_1st).emplace_back(&hit, [](const FPGATrackSimHit*){});
238  }
239  for (auto& hit : phits_2nd) {
240  FPGAHits_2nd->push_back(*hit);
241  }
242 
243  // Add all hits including SPs to this for the HoughRootOutputTool
244  for (const FPGATrackSimHit& hit : *(FPGAHits_2nd.cptr())) {
245  phits_output.emplace_back(&hit, [](const FPGATrackSimHit*){});
246  }
247 
248  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: Split hits to 1st and 2nd stage");
249  ATH_MSG_DEBUG("1st stage hits: " << phits_1st.size() << " 2nd stage hits: " << phits_2nd.size() );
250  if (phits_1st.empty()) return StatusCode::SUCCESS;
251  // Get truth tracks from DataPrep as well.
253  if (!FPGATruthTracks.isValid()) {
254  ATH_MSG_ERROR("Could not find FPGA Truth Track Collection with key " << FPGATruthTracks.key());
255  return StatusCode::FAILURE;
256  }
257 
258  // Same for offline tracks.
260  if (!FPGAOfflineTracks.isValid()) {
261  ATH_MSG_ERROR("Could not find FPGA Offline Track Collection with key " << FPGAOfflineTracks.key());
262  return StatusCode::FAILURE;
263  }
264 
265 
267  // roads //
269 
271  const std::vector<FPGATrackSimTruthTrack>& truthtracks = *FPGATruthTracks;
273  auto nLogicalLayers = m_FPGATrackSimMapping->PlaneMap_1st(0)->getNLogiLayers();
276  auto monitorRoads = [&](auto& monitor, const auto& roads) {
277  if (!monitor.empty()) {
278  monitor->fillRoad(roads, truthtracks, nLogicalLayers);
279  }
280  };
281 
282 
283  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: GetRoads");
284  // get roads
285  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roads_1st;
286  ATH_CHECK(m_roadFinderTool->getRoads(phits_1st, roads_1st, *(FPGATruthTracks.cptr())));
287  monitorRoads(m_1st_stage_road_monitor, roads_1st);
288  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: GetRoads");
289 
290 
291 
292  // Standard road Filter
293  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: RoadFiltering");
294  std::vector<std::shared_ptr<const FPGATrackSimRoad>> postfilter_roads;
295  if (m_filterRoads) {
296  ATH_CHECK(m_roadFilterTool->filterRoads(roads_1st, postfilter_roads));
297  roads_1st = std::move(postfilter_roads);
298  }
300  monitorRoads(m_1st_stage_road_post_filter_1_monitor, roads_1st);
301  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: RoadFiltering");
302 
303 
304  // overlap removal
305  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: OverlapRemoval");
306  if (m_doOverlapRemoval) ATH_CHECK(m_overlapRemovalTool_1st->runOverlapRemoval(roads_1st));
308  monitorRoads(m_1st_stage_road_post_OLR_monitor, roads_1st);
309  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: OverlapRemoval");
310 
311 
312  // Road Filter2
313  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: RoadFiltering2");
314  std::vector<std::shared_ptr<const FPGATrackSimRoad>> postfilter2_roads;
315  if (m_filterRoads2) {
316  ATH_CHECK(m_roadFilterTool2->filterRoads(roads_1st, postfilter2_roads));
317  roads_1st = std::move(postfilter2_roads);
318  }
320  monitorRoads(m_1st_stage_road_post_filter_2_monitor, roads_1st);
321  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: RoadFiltering2");
322 
323 
325  // tracks //
327 
329  auto monitorTracks = [&](auto& monitor, const auto& tracks) {
330  if (monitor.empty()) return;
331  // prepare vector<const FPGATrackSimTrack*> regardless of input type
332  std::vector<const FPGATrackSimTrack*> track_ptrs;
333  track_ptrs.reserve(tracks.size());
334  // transform tracks into a vector of pointers
335  if constexpr (std::is_pointer_v<typename std::decay_t<decltype(tracks)>::value_type>) {
336  // tracks is std::vector<const FPGATrackSimTrack*>
337  track_ptrs.insert(track_ptrs.end(), tracks.begin(), tracks.end());
338  } else {
339  // tracks is std::vector<FPGATrackSimTrack>
340  std::transform(tracks.begin(), tracks.end(), std::back_inserter(track_ptrs), [](const auto& t) { return &t; });
341  }
342  // monitor using track pointers
343  monitor->fillTrack(track_ptrs, truthtracks, 1.e15);
344  };
345 
346  // Get tracks
347  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: Getting Tracks");
348  std::vector<FPGATrackSimTrack> tracks_1st;
349  if (m_doTracking) {
350  if (m_doNNTrack) {
351  ATH_MSG_DEBUG("Performing NN tracking");
352  ATH_CHECK(m_NNTrackTool->getTracks_1st(roads_1st, tracks_1st));
353  if (m_doGNNTrack) {
354  ATH_MSG_DEBUG("Performing track parameter estimation");
355  ATH_CHECK(m_NNTrackTool->setTrackParameters(tracks_1st,true,m_evtSel->getMin(), m_evtSel->getMax()));
356  }
357  } else {
358  ATH_MSG_DEBUG("Performing Linear tracking");
359  if (m_passLowestChi2TrackOnly) { // Pass only the lowest chi2 track per road
360  // Loop over roads and keep only the best track for each road
361  for (const auto& road : roads_1st) {
362  std::vector<FPGATrackSimTrack> tracksForCurrentRoad;
363 
364  // Collect tracks for this road
365  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roadVec = {road};
366  ATH_CHECK(m_trackFitterTool_1st->getTracks(roadVec, tracksForCurrentRoad, m_evtSel->getMin(), m_evtSel->getMax()));
367 
368  // Find the best track for this road
369  if (!tracksForCurrentRoad.empty()) {
370  auto bestTrackIter = std::min_element(
371  tracksForCurrentRoad.begin(), tracksForCurrentRoad.end(),
372  [](const FPGATrackSimTrack& a, const FPGATrackSimTrack& b) {
373  return a.getChi2ndof() < b.getChi2ndof();
374  });
375 
376  if (bestTrackIter != tracksForCurrentRoad.end() && bestTrackIter->getChi2ndof() < 1.e15) {
377  tracks_1st.push_back(*bestTrackIter);
378  }
379  }
380  }
381  } else { // Pass all tracks with chi2 < 1e15
382  ATH_CHECK(m_trackFitterTool_1st->getTracks(roads_1st, tracks_1st, m_evtSel->getMin(), m_evtSel->getMax()));
383  }
384  }
385  } else { // No tracking;
386  ATH_MSG_DEBUG("No tracking. Just running dummy road2track algorith");
387  if(m_doGNNPixelSeeding) { //For GNNPixelSeeding, convert the roads to a track in the simplest form
388  for (const std::shared_ptr<const FPGATrackSimRoad>& road : roads_1st) {
389  std::vector<std::shared_ptr<const FPGATrackSimHit>> track_hits;
390  for (unsigned layer = 0; layer < road->getNLayers(); ++layer) {
391  track_hits.insert(track_hits.end(), road->getHits(layer).begin(), road->getHits(layer).end());
392  }
393 
394  FPGATrackSimTrack track_cand;
395  track_cand.setNLayers(track_hits.size());
396  for (size_t ihit = 0; ihit < track_hits.size(); ++ihit) {
397  track_cand.setFPGATrackSimHit(ihit, *(track_hits[ihit]));
398  }
399  tracks_1st.push_back(track_cand);
400  }
401  }
402  else { roadsToTrack(roads_1st, tracks_1st, m_FPGATrackSimMapping->PlaneMap_1st(0)); }
403  }
404 
407  monitorTracks(m_1st_stage_track_monitor, tracks_1st);
408  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: Getting Tracks");
409 
410 
411  // set track parameters to truth
412  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: Set Track Parameters to Truth");
413  //Loop over tracks and set the region for all of them, also optionally set track parameters to truth
414  for (FPGATrackSimTrack& track : tracks_1st) {
415  track.setRegion(m_region);
416  if (m_SetTruthParametersForTracks >= 0 && truthtracks.size() > 0) {
418  track.setQOverPt(truthtracks.front().getQOverPt());
419  else if (m_SetTruthParametersForTracks != 1)
420  track.setD0(truthtracks.front().getD0());
421  else if (m_SetTruthParametersForTracks != 2)
422  track.setPhi(truthtracks.front().getPhi());
423  else if (m_SetTruthParametersForTracks != 3)
424  track.setZ0(truthtracks.front().getZ0());
425  else if (m_SetTruthParametersForTracks != 4)
426  track.setEta(truthtracks.front().getEta());
427  }
428  }
431  monitorTracks(m_1st_stage_track_post_setTruth_monitor, tracks_1st);
432  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: Set Track Parameters to Truth");
433 
434  // Loop over roads and store them in SG (after track finding to also copy the sector information)
435  for (auto const& road : roads_1st) {
436  std::vector<FPGATrackSimHit> road_hits;
437  ATH_MSG_DEBUG("Hough Road X Y: " << road->getX() << " " << road->getY());
438  for (size_t l = 0; l < road->getNLayers(); ++l) {
439  for (const auto& layerH : road->getHits(l)) {
440  road_hits.push_back(*layerH);
441  }
442  }
443  FPGAHitsInRoads_1st->push_back(std::move(road_hits));
444  FPGARoads_1st->push_back(*road);
445  }
446 
447  // overlap removal
448  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: OverlapRemoval");
449  if (m_doOverlapRemoval) ATH_CHECK(m_overlapRemovalTool_1st->runOverlapRemoval(tracks_1st));
450  // monitor variables (vectors of pointers)
451  std::vector<const FPGATrackSimTrack*> tracks_1st_after_chi2;
452  std::vector<const FPGATrackSimTrack*> tracks_1st_after_overlap;
453  for (const FPGATrackSimTrack& track : tracks_1st) {
454  if (track.getChi2ndof() < m_trackScoreCut.value()) {
456  tracks_1st_after_chi2.push_back(&track);
457  if (track.passedOR()) {
458  tracks_1st_after_overlap.push_back(&track);
460  }
461  }
462  }
464  monitorTracks(m_1st_stage_track_post_chi2_monitor, tracks_1st_after_chi2);
466  monitorTracks(m_1st_stage_track_post_OLR_monitor, tracks_1st_after_overlap);
467  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: OverlapRemoval");
468 
469  m_nRoadsTot += roads_1st.size();
470  m_nTracksTot += tracks_1st.size();
471 
472  // Do some simple monitoring of efficiencies. okay, we need truth tracks here.
473  if (truthtracks.size() > 0) {
474  m_evt_truth++;
475  if (roads_1st.size() > 0) m_nRoadsFound++;
476  if (roads_1st.size() > m_maxNRoadsFound) m_maxNRoadsFound = roads_1st.size();
477 
478  unsigned npasschi2(0);
479  unsigned npasschi2OLR(0);
480  if (tracks_1st.size() > 0) {
481  m_nTracksFound++;
482  if (tracks_1st.size() > m_maxNTracksTot) m_maxNTracksTot = tracks_1st.size();
483  for (const auto& track : tracks_1st) {
484  if (track.getChi2ndof() < m_trackScoreCut.value()) {
485  npasschi2++;
486  if (track.passedOR()) {
487  npasschi2OLR++;
488  }
489  }
490  }
491  }
492  if (npasschi2 > m_maxNTracksChi2Tot) m_maxNTracksChi2Tot = npasschi2;
493  if (npasschi2OLR > m_maxNTracksChi2OLRTot) m_maxNTracksChi2OLRTot = npasschi2OLR;
494  if (npasschi2 > 0) m_nTracksChi2Found++;
495  if (npasschi2OLR > 0) m_nTracksChi2OLRFound++;
496  }
497 
498  for (const FPGATrackSimTrack& track : tracks_1st) FPGATracks_1stHandle->push_back(track);
499 
500  // Now, we may want to do large-radius tracking on the hits not used by the first stage tracking.
501  // This follows overlap removal.
502  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roadsLRT;
503  std::vector<FPGATrackSimTrack> tracksLRT; // currently empty
504  if (m_doLRT) {
505  // Filter out hits that are on successful first-stage tracks
506  std::vector<std::shared_ptr<const FPGATrackSimHit>> remainingHits;
507 
508  if (m_doLRTHitFiltering) {
509  ATH_MSG_DEBUG("Doing hit filtering based on prompt tracks.");
510  ATH_CHECK(m_LRTRoadFilterTool->filterUsedHits(tracks_1st, phits_1st, remainingHits));
511 
512  for (const auto &Hit : remainingHits) FPGAHitsFiltered_1st->push_back(*Hit);
513 
514  } else {
515  ATH_MSG_DEBUG("No hit filtering requested; using all hits for LRT.");
516  remainingHits = std::move(phits_1st);
517  }
518 
519  // Get LRT roads with remaining hits
520  ATH_MSG_DEBUG("Finding LRT roads");
521  ATH_CHECK(m_LRTRoadFinderTool->getRoads( remainingHits, roadsLRT ));
522  }
523 
524  auto dataFlowInfo = std::make_unique<FPGATrackSimDataFlowInfo>();
525 
526  // Write the output and reset
527  if (m_writeOutputData) {
528  ATH_CHECK(writeOutputData(roads_1st, tracks_1st, dataFlowInfo.get()));
529  }
530 
531  // This one we can do-- by passing in truth and offline tracks via storegate above (*FPGAOfflineTracks).
533  ATH_MSG_DEBUG("Running HoughRootOutputTool in 1st stage.");
534 
535  SmartIF<IEventProcessor> appMgr{service("ApplicationMgr")};
536  if (!appMgr) {
537  ATH_MSG_ERROR("Failed to retrieve ApplicationMgr as IEventProcessor");
538  return StatusCode::FAILURE;
539  }
540 
541  // Create output ROOT file
542  ATH_CHECK(m_houghRootOutputTool->fillTree(roads_1st, truthtracks, *FPGAOfflineTracks, phits_output, m_writeOutNonSPStripHits, m_trackScoreCut.value(), m_NumOfHitPerGrouping, false));
543  }
544 
545  // Reset data pointers
548 
549  return StatusCode::SUCCESS;
550 }
551 
552 
554 // INPUT PASSING, READING AND PROCESSING //
556 
557 StatusCode FPGATrackSimLogicalHitsProcessAlg::writeOutputData( const std::vector<std::shared_ptr<const FPGATrackSimRoad>>& roads_1st,
558  std::vector<FPGATrackSimTrack> const& tracks_1st,
559  FPGATrackSimDataFlowInfo const* dataFlowInfo)
560 {
562 
563  ATH_MSG_DEBUG("NFPGATrackSimRoads_1st = " << roads_1st.size() << ", NFPGATrackSimTracks_1st = " << tracks_1st.size());
564 
565  if (!m_writeOutputData) return StatusCode::SUCCESS;
568 
571 
574 
575  // It would be nice to rearrange this so both algorithms use one instance of this tool, I think.
576  // Which means that dataprep can't call writeData because that does Fill().
577  ATH_CHECK(m_writeOutputTool->writeData());
578 
579 
580 
581  return StatusCode::SUCCESS;
582 }
583 
584 
586 // Finalize
587 
589 {
590  ATH_MSG_INFO("PRINTING FPGATRACKSIM SIMPLE STATS");
591  ATH_MSG_INFO("========================================================================================");
592  ATH_MSG_INFO("Ran on events = " << m_evt);
593  ATH_MSG_INFO("Inclusive efficiency to find a road = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nRoadsFound/(float)m_evt_truth)));
594  ATH_MSG_INFO("Inclusive efficiency to find a track = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nTracksFound/(float)m_evt_truth)));
595  ATH_MSG_INFO("Inclusive efficiency to find a track passing chi2 = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nTracksChi2Found/(float)m_evt_truth)));
596  ATH_MSG_INFO("Inclusive efficiency to find a track passing chi2 and OLR = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nTracksChi2OLRFound/(float)m_evt_truth)));
597 
598 
599  ATH_MSG_INFO("Number of 1st stage roads/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nRoadsTot/(float)m_evt)));
600  ATH_MSG_INFO("Number of 1st stage track combinations/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nTracksTot/(float)m_evt)));
601  ATH_MSG_INFO("Number of 1st stage tracks passing chi2/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nTracksChi2Tot/(float)m_evt)));
602  ATH_MSG_INFO("Number of 1st stage tracks passing chi2 and OLR/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nTracksChi2OLRTot/(float)m_evt)));
603  ATH_MSG_INFO("========================================================================================");
604 
605  ATH_MSG_INFO("Max number of 1st stage roads in an event = " << m_maxNRoadsFound);
606  ATH_MSG_INFO("Max number of 1st stage track combinations in an event = " << m_maxNTracksTot);
607  ATH_MSG_INFO("Max number of 1st stage tracks passing chi2 in an event = " << m_maxNTracksChi2Tot);
608  ATH_MSG_INFO("Max number of 1st stage tracks passing chi2 and OLR in an event = " << m_maxNTracksChi2OLRTot);
609  ATH_MSG_INFO("========================================================================================");
610 
611  return StatusCode::SUCCESS;
612 }
613 
614 
616 // Helpers
617 
618 void FPGATrackSimLogicalHitsProcessAlg::printHitSubregions(std::vector<FPGATrackSimHit> const & hits)
619 {
620  ATH_MSG_WARNING("Hit regions:");
621  for (const auto& hit : hits)
622  {
623  std::vector<uint32_t> regions = m_FPGATrackSimMapping->SubRegionMap()->getRegions(hit);
624  std::stringstream ss;
625  for (auto r : regions)
626  ss << r << ",";
627  ATH_MSG_WARNING("\t[" << ss.str() << "]");
628  }
629 }
FPGATrackSimLogicalHitsProcessAlg::m_passLowestChi2TrackOnly
Gaudi::Property< bool > m_passLowestChi2TrackOnly
Definition: FPGATrackSimLogicalHitsProcessAlg.h:145
FPGATrackSimLogicalHitsProcessAlg::m_doSpacepoints
Gaudi::Property< bool > m_doSpacepoints
Definition: FPGATrackSimLogicalHitsProcessAlg.h:129
FPGATrackSimLogicalHitsProcessAlg::m_filterRoads
Gaudi::Property< bool > m_filterRoads
Definition: FPGATrackSimLogicalHitsProcessAlg.h:133
beamspotman.r
def r
Definition: beamspotman.py:672
FPGATrackSimLogicalHitsProcessAlg::m_maxNRoadsFound
unsigned long m_maxNRoadsFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:183
FPGATrackSimLogicalHitsProcessAlg::m_slicedSecondPixelHeader
FPGATrackSimLogicalEventInputHeader * m_slicedSecondPixelHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:161
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_track_post_OLR_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_track_post_OLR_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:121
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_road_post_filter_2_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_road_post_filter_2_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:112
FPGATrackSimLogicalHitsProcessAlg::m_writeOutputTool
ToolHandle< FPGATrackSimOutputHeaderTool > m_writeOutputTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:94
FPGATrackSimRegionSlices.h
Stores slice definitions for FPGATrackSim regions.
FPGATrackSimLogicalHitsProcessAlg::m_LRTRoadFinderTool
ToolHandle< IFPGATrackSimRoadFinderTool > m_LRTRoadFinderTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:87
FPGATrackSimLogicalHitsProcessAlg::m_doHoughRootOutput1st
Gaudi::Property< bool > m_doHoughRootOutput1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:135
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitKey_2nd
SG::WriteHandleKey< FPGATrackSimHitCollection > m_FPGAHitKey_2nd
Definition: FPGATrackSimLogicalHitsProcessAlg.h:202
TRTCalib_Extractor.hits
hits
Definition: TRTCalib_Extractor.py:35
FPGATrackSimLogicalHitsProcessAlg::m_spacepointsTool
ToolHandle< FPGATrackSimSpacePointsToolI > m_spacepointsTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:84
FPGATrackSimLogicalHitsProcessAlg::m_doGNNPixelSeeding
Gaudi::Property< bool > m_doGNNPixelSeeding
Definition: FPGATrackSimLogicalHitsProcessAlg.h:138
FPGATrackSimLogicalHitsProcessAlg::m_description
std::string m_description
Definition: FPGATrackSimLogicalHitsProcessAlg.h:81
PowhegControl_ttHplus_NLO.ss
ss
Definition: PowhegControl_ttHplus_NLO.py:83
FPGATrackSimLogicalHitsProcessAlg::m_logicEventOutputHeader
FPGATrackSimLogicalEventOutputHeader * m_logicEventOutputHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:164
FPGATrackSimLogicalHitsProcessAlg::m_FPGARoadKey
SG::WriteHandleKey< FPGATrackSimRoadCollection > m_FPGARoadKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:205
FPGATrackSimLogicalHitsProcessAlg::m_slicedHitHeader
FPGATrackSimLogicalEventInputHeader * m_slicedHitHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:159
ATH_MSG_INFO
#define ATH_MSG_INFO(x)
Definition: AthMsgStreamMacros.h:31
FPGATrackSimLogicalHitsProcessAlg::m_nTracksTot
long m_nTracksTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:173
SG::ReadHandle::cptr
const_pointer_type cptr()
Dereference the pointer.
FPGATrackSimCluster
Definition: FPGATrackSimCluster.h:24
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitInRoadsKey
SG::WriteHandleKey< FPGATrackSimHitContainer > m_FPGAHitInRoadsKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:204
FPGATrackSimTrack
Definition: FPGATrackSimTrack.h:18
FPGATrackSimLogicalHitsProcessAlg::m_region
Gaudi::Property< int > m_region
Definition: FPGATrackSimLogicalHitsProcessAlg.h:148
SG::ReadHandle
Definition: StoreGate/StoreGate/ReadHandle.h:67
FPGATrackSimLogicalEventOutputHeader::reserveFPGATrackSimRoads_1st
void reserveFPGATrackSimRoads_1st(size_t size)
Definition: FPGATrackSimLogicalEventOutputHeader.h:24
FPGATrackSimNNTrackTool.h
Utilize NN score to build track candidates.
FPGATrackSimLogicalHitsProcessAlg::m_LRTRoadFilterTool
ToolHandle< FPGATrackSimLLPRoadFilterTool > m_LRTRoadFilterTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:86
FPGATrackSimLogicalHitsProcessAlg::m_doTracking
Gaudi::Property< bool > m_doTracking
Definition: FPGATrackSimLogicalHitsProcessAlg.h:130
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_track_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_track_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:115
FPGATrackSimLogicalHitsProcessAlg::m_writeOutNonSPStripHits
Gaudi::Property< bool > m_writeOutNonSPStripHits
Definition: FPGATrackSimLogicalHitsProcessAlg.h:143
FPGATrackSimLogicalHitsProcessAlg::FPGATrackSimLogicalHitsProcessAlg
FPGATrackSimLogicalHitsProcessAlg(const std::string &name, ISvcLocator *pSvcLocator)
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:42
FPGATrackSimLogicalHitsProcessAlg::m_FPGATruthTrackKey
SG::ReadHandleKey< FPGATrackSimTruthTrackCollection > m_FPGATruthTrackKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:208
FPGATrackSimLogicalHitsProcessAlg::m_evtSel
ServiceHandle< IFPGATrackSimEventSelectionSvc > m_evtSel
Definition: FPGATrackSimLogicalHitsProcessAlg.h:97
FPGATrackSimLogicalEventOutputHeader::reset
void reset()
Definition: FPGATrackSimLogicalEventOutputHeader.cxx:12
FPGATrackSimLogicalHitsProcessAlg::m_writeOutputData
Gaudi::Property< bool > m_writeOutputData
Definition: FPGATrackSimLogicalHitsProcessAlg.h:141
FPGATrackSimLogicalHitsProcessAlg::m_spacepoints
std::vector< FPGATrackSimCluster > m_spacepoints
Definition: FPGATrackSimLogicalHitsProcessAlg.h:168
FPGATrackSimLogicalHitsProcessAlg::m_FPGAEventInfoKey
SG::ReadHandleKey< FPGATrackSimEventInfo > m_FPGAEventInfoKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:210
UploadAMITag.l
list l
Definition: UploadAMITag.larcaf.py:157
FPGATrackSimLogicalHitsProcessAlg::m_maxNTracksChi2OLRTot
unsigned long m_maxNTracksChi2OLRTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:186
FPGATrackSimReadRawRandomHitsTool.h
SG::WriteHandle::cptr
const_pointer_type cptr() const
Dereference the pointer.
FPGATrackSimLogicalHitsProcessAlg::m_overlapRemovalTool_1st
ToolHandle< FPGATrackSimOverlapRemovalTool > m_overlapRemovalTool_1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:93
read_hist_ntuple.t
t
Definition: read_hist_ntuple.py:5
FPGATrackSimLogicalHitsProcessAlg::m_sliceFirstPixelBranch
Gaudi::Property< std::string > m_sliceFirstPixelBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:153
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitFilteredKey
SG::WriteHandleKey< FPGATrackSimHitCollection > m_FPGAHitFilteredKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:203
FPGATrackSimLogicalHitsProcessAlg::m_FPGAOfflineTrackKey
SG::ReadHandleKey< FPGATrackSimOfflineTrackCollection > m_FPGAOfflineTrackKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:209
MuonR4::to_string
std::string to_string(const SectorProjector proj)
Definition: MsTrackSeeder.cxx:66
FPGATrackSimLogicalHitsProcessAlg::m_doNNTrack
Gaudi::Property< bool > m_doNNTrack
Definition: FPGATrackSimLogicalHitsProcessAlg.h:136
FPGATrackSimTrack::setFPGATrackSimHit
void setFPGATrackSimHit(unsigned i, const FPGATrackSimHit &hit)
Definition: FPGATrackSimTrack.cxx:98
FPGATrackSimLogicalHitsProcessAlg::m_FPGATrackKey
SG::WriteHandleKey< FPGATrackSimTrackCollection > m_FPGATrackKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:206
FPGATrackSimLogicalHitsProcessAlg::m_evt_truth
double m_evt_truth
Definition: FPGATrackSimLogicalHitsProcessAlg.h:177
dq_defect_bulk_create_defects.line
line
Definition: dq_defect_bulk_create_defects.py:27
FPGATrackSimLogicalHitsProcessAlg::m_maxNTracksTot
unsigned long m_maxNTracksTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:184
FPGATrackSimLogicalHitsProcessAlg::m_monTool
ToolHandle< GenericMonitoringTool > m_monTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:101
FPGATrackSimLogicalEventOutputHeader::getDataFlowInfo
FPGATrackSimDataFlowInfo const & getDataFlowInfo() const
Definition: FPGATrackSimLogicalEventOutputHeader.h:47
FPGATrackSimHit
Definition: FPGATrackSimHit.h:41
FPGATrackSimLogicalHitsProcessAlg::m_evt
double m_evt
Definition: FPGATrackSimLogicalHitsProcessAlg.h:171
FPGATrackSimRegionMap.h
Maps ITK module indices to FPGATrackSim regions.
FPGATrackSimLogicalHitsProcessAlg::m_trackScoreCut
Gaudi::Property< float > m_trackScoreCut
Definition: FPGATrackSimLogicalHitsProcessAlg.h:142
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_track_post_chi2_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_track_post_chi2_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:119
FPGATrackSimLogicalHitsProcessAlg::m_doLRTHitFiltering
Gaudi::Property< bool > m_doLRTHitFiltering
Definition: FPGATrackSimLogicalHitsProcessAlg.h:140
FPGATrackSimLogicalHitsProcessAlg::m_roadFilterTool2
ToolHandle< IFPGATrackSimRoadFilterTool > m_roadFilterTool2
Definition: FPGATrackSimLogicalHitsProcessAlg.h:89
Hit
Definition: Simulation/ISF/ISF_FastCaloSim/ISF_FastCaloGpu/ISF_FastCaloGpu/Hit.h:16
FPGATrackSimEventInfo
Definition: FPGATrackSimEventInfo.h:14
FPGATrackSimDataFlowInfo
Definition: FPGATrackSimDataFlowInfo.h:18
ATH_MSG_ERROR
#define ATH_MSG_ERROR(x)
Definition: AthMsgStreamMacros.h:33
FPGATrackSimLogicalEventOutputHeader::reserveFPGATrackSimTracks_1st
void reserveFPGATrackSimTracks_1st(size_t size)
Definition: FPGATrackSimLogicalEventOutputHeader.h:37
FPGATrackSimLogicalHitsProcessAlg::m_roadFinderTool
ToolHandle< FPGATrackSimRoadUnionTool > m_roadFinderTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:85
FPGATrackSimLogicalEventOutputHeader.h
roadsToTrack
void roadsToTrack(std::vector< std::shared_ptr< const FPGATrackSimRoad >> &roads, std::vector< FPGATrackSimTrack > &track_cands, const FPGATrackSimPlaneMap *pmap)
Definition: FPGATrackSimHoughFunctions.cxx:674
FPGATrackSimLogicalHitsProcessAlg::execute
virtual StatusCode execute() override
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:138
FPGATrackSimLogicalHitsProcessAlg::m_SetTruthParametersForTracks
Gaudi::Property< int > m_SetTruthParametersForTracks
Definition: FPGATrackSimLogicalHitsProcessAlg.h:128
EL::StatusCode
::StatusCode StatusCode
StatusCode definition for legacy code.
Definition: PhysicsAnalysis/D3PDTools/EventLoop/EventLoop/StatusCode.h:22
FPGATrackSimLogicalEventOutputHeader::addFPGATrackSimRoads_1st
void addFPGATrackSimRoads_1st(const std::vector< std::shared_ptr< const FPGATrackSimRoad >> &roads_1st)
Definition: FPGATrackSimLogicalEventOutputHeader.h:25
ATH_MSG_DEBUG
#define ATH_MSG_DEBUG(x)
Definition: AthMsgStreamMacros.h:29
FPGATrackSimDataFlowInfo.h
Structs that store the data flow information per event.
TRT::Hit::layer
@ layer
Definition: HitInfo.h:79
FPGATrackSimRawToLogicalHitsTool.h
FPGATrackSimLogicalHitsProcessAlg::m_doOverlapRemoval
Gaudi::Property< bool > m_doOverlapRemoval
Definition: FPGATrackSimLogicalHitsProcessAlg.h:131
Amg::transform
Amg::Vector3D transform(Amg::Vector3D &v, Amg::Transform3D &tr)
Transform a point from a Trasformation3D.
Definition: GeoPrimitivesHelpers.h:156
FPGATrackSimLogicalHitsProcessAlg::m_sliceStripBranchPreSP
Gaudi::Property< std::string > m_sliceStripBranchPreSP
Definition: FPGATrackSimLogicalHitsProcessAlg.h:156
ATH_CHECK
#define ATH_CHECK
Definition: AthCheckMacros.h:40
FPGATrackSimLogicalHitsProcessAlg::m_writeInputBranches
Gaudi::Property< bool > m_writeInputBranches
Definition: FPGATrackSimLogicalHitsProcessAlg.h:149
FPGATrackSimLogicalHitsProcessAlg::m_outputRoadUnionTool
Gaudi::Property< bool > m_outputRoadUnionTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:147
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitKey_1st
SG::WriteHandleKey< FPGATrackSimHitCollection > m_FPGAHitKey_1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:201
FPGATrackSimLogicalHitsProcessAlg::writeOutputData
StatusCode writeOutputData(const std::vector< std::shared_ptr< const FPGATrackSimRoad >> &roads_1st, std::vector< FPGATrackSimTrack > const &tracks_1st, FPGATrackSimDataFlowInfo const *dataFlowInfo)
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:557
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitKey
SG::ReadHandleKey< FPGATrackSimHitCollection > m_FPGAHitKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:195
FPGATrackSimLogicalEventInputHeader::newEvent
void newEvent(FPGATrackSimEventInfo &event)
Definition: FPGATrackSimLogicalEventInputHeader.h:29
SG::VarHandleKey::initialize
StatusCode initialize(bool used=true)
If this object is used as a property, then this should be called during the initialize phase.
Definition: AthToolSupport/AsgDataHandles/Root/VarHandleKey.cxx:103
FPGATrackSimLogicalHitsProcessAlg::m_slicedStripHeaderPreSP
FPGATrackSimLogicalEventInputHeader * m_slicedStripHeaderPreSP
Definition: FPGATrackSimLogicalHitsProcessAlg.h:163
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_road_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_road_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:106
FPGATrackSimLogicalHitsProcessAlg::m_sliceBranch
Gaudi::Property< std::string > m_sliceBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:151
FPGATrackSimLogicalEventOutputHeader::setDataFlowInfo
void setDataFlowInfo(FPGATrackSimDataFlowInfo const &info)
Definition: FPGATrackSimLogicalEventOutputHeader.h:48
AthAlgorithm
Definition: AthAlgorithm.h:47
SG::ReadHandle::isValid
virtual bool isValid() override final
Can the handle be successfully dereferenced?
FPGATrackSimLogicalEventInputHeader::reset
void reset()
Definition: FPGATrackSimLogicalEventInputHeader.cxx:10
FPGATrackSimLogicalHitsProcessAlg::m_chrono
ServiceHandle< IChronoStatSvc > m_chrono
Definition: FPGATrackSimLogicalHitsProcessAlg.h:125
FPGATrackSimLogicalHitsProcessAlg::m_nTracksFound
long m_nTracksFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:179
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2Tot
long m_nTracksChi2Tot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:174
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_road_post_filter_1_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_road_post_filter_1_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:108
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2OLRFound
long m_nTracksChi2OLRFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:181
name
std::string name
Definition: Control/AthContainers/Root/debug.cxx:240
FPGATrackSimLogicalHitsProcessAlg::m_maxNTracksChi2Tot
unsigned long m_maxNTracksChi2Tot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:185
FPGATrackSimLogicalEventOutputHeader::addFPGATrackSimTracks_1st
void addFPGATrackSimTracks_1st(std::vector< FPGATrackSimTrack > const &tracks_1st)
Definition: FPGATrackSimLogicalEventOutputHeader.h:38
plotBeamSpotMon.b
b
Definition: plotBeamSpotMon.py:76
FPGATrackSimLogicalHitsProcessAlg::printHitSubregions
void printHitSubregions(std::vector< FPGATrackSimHit > const &hits)
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:618
FPGATrackSimHit.h
: FPGATrackSim-specific class to represent an hit in the detector.
FPGATrackSimLogicalHitsProcessAlg::m_slicedStripHeader
FPGATrackSimLogicalEventInputHeader * m_slicedStripHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:162
FPGATrackSimOverlapRemovalTool.h
Overlap removal tool for FPGATrackSimTrack.
SG::VarHandleBase::key
virtual const std::string & key() const override final
Return the StoreGate ID for the referenced object.
Definition: AthToolSupport/AsgDataHandles/Root/VarHandleBase.cxx:64
FPGATrackSimLogicalHitsProcessAlg::m_sliceSecondPixelBranch
Gaudi::Property< std::string > m_sliceSecondPixelBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:154
FPGATrackSimLogicalHitsProcessAlg::finalize
virtual StatusCode finalize() override
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:588
FPGATrackSimLogicalHitsProcessAlg.h
FPGATrackSimLogicalHitsProcessAlg::m_trackFitterTool_1st
ToolHandle< FPGATrackSimTrackFitterTool > m_trackFitterTool_1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:92
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2Found
long m_nTracksChi2Found
Definition: FPGATrackSimLogicalHitsProcessAlg.h:180
SG::WriteHandle
Definition: StoreGate/StoreGate/WriteHandle.h:73
FPGATrackSimLogicalHitsProcessAlg::m_nRoadsTot
long m_nRoadsTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:172
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2OLRTot
long m_nTracksChi2OLRTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:175
a
TList * a
Definition: liststreamerinfos.cxx:10
SG::WriteHandle::record
StatusCode record(std::unique_ptr< T > data)
Record a const object to the store.
FPGATrackSimLogicalHitsProcessAlg::m_roadFilterTool
ToolHandle< IFPGATrackSimRoadFilterTool > m_roadFilterTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:88
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_road_post_OLR_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_road_post_OLR_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:110
ATH_MSG_WARNING
#define ATH_MSG_WARNING(x)
Definition: AthMsgStreamMacros.h:32
FPGATrackSimLogicalHitsProcessAlg::m_sliceStripBranch
Gaudi::Property< std::string > m_sliceStripBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:155
FPGATrackSimLogicalHitsProcessAlg::m_doLRT
Gaudi::Property< bool > m_doLRT
Definition: FPGATrackSimLogicalHitsProcessAlg.h:139
FPGATrackSimLogicalHitsProcessAlg::m_FPGASpacePointsKey
SG::WriteHandleKey< FPGATrackSimClusterCollection > m_FPGASpacePointsKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:198
FPGATrackSimLogicalHitsProcessAlg::m_slicingEngineTool
ToolHandle< FPGATrackSimSlicingEngineTool > m_slicingEngineTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:95
FPGATrackSimLogicalEventInputHeader::towers
const std::vector< FPGATrackSimTowerInputHeader > & towers() const
Definition: FPGATrackSimLogicalEventInputHeader.h:36
FPGATrackSimLogicalHitsProcessAlg::m_nRoadsFound
long m_nRoadsFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:178
FPGATrackSimLogicalHitsProcessAlg::initialize
virtual StatusCode initialize() override
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:48
enableBenchmark
constexpr bool enableBenchmark
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:32
xAOD::track
@ track
Definition: TrackingPrimitives.h:513
FPGATrackSimLogicalHitsProcessAlg::m_slicedFirstPixelHeader
FPGATrackSimLogicalEventInputHeader * m_slicedFirstPixelHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:160
FPGATrackSimRoad.h
Defines a class for roads.
FPGATrackSimTrack::setNLayers
void setNLayers(int)
set the number of layers in the track.
Definition: FPGATrackSimTrack.cxx:107
FPGATrackSimLogicalEventInputHeader.h
FPGATrackSimLogicalHitsProcessAlg::m_filterRoads2
Gaudi::Property< bool > m_filterRoads2
Definition: FPGATrackSimLogicalHitsProcessAlg.h:134
FPGATrackSimLogicalHitsProcessAlg::m_NumOfHitPerGrouping
Gaudi::Property< int > m_NumOfHitPerGrouping
Definition: FPGATrackSimLogicalHitsProcessAlg.h:144
FPGATrackSimLogicalHitsProcessAlg::m_outputBranch
Gaudi::Property< std::string > m_outputBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:152
FPGATrackSimLogicalHitsProcessAlg::m_doGNNTrack
Gaudi::Property< bool > m_doGNNTrack
Definition: FPGATrackSimLogicalHitsProcessAlg.h:137
value_type
Definition: EDM_MasterSearch.h:11
FPGATrackSimLogicalHitsProcessAlg::m_1st_stage_track_post_setTruth_monitor
ToolHandle< FPGATrackSimTrackMonitor > m_1st_stage_track_post_setTruth_monitor
Definition: FPGATrackSimLogicalHitsProcessAlg.h:117
FPGATrackSimLogicalHitsProcessAlg::m_secondStageStrips
Gaudi::Property< bool > m_secondStageStrips
Definition: FPGATrackSimLogicalHitsProcessAlg.h:146
FPGATrackSimLogicalHitsProcessAlg::m_NNTrackTool
ToolHandle< FPGATrackSimNNTrackTool > m_NNTrackTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:90
FPGATrackSimTrackFitterTool.h
FPGATrackSimTrackPars.h
Structs that store the 5 track parameters.
FPGATrackSimLogicalHitsProcessAlg::m_houghRootOutputTool
ToolHandle< FPGATrackSimHoughRootOutputTool > m_houghRootOutputTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:91
FPGATrackSimTrack.h
FPGATrackSimCluster.h
FPGATrackSimLogicalHitsProcessAlg::m_FPGATrackSimMapping
ServiceHandle< IFPGATrackSimMappingSvc > m_FPGATrackSimMapping
Definition: FPGATrackSimLogicalHitsProcessAlg.h:96