ATLAS Offline Software
FPGATrackSimLogicalHitsProcessAlg.cxx
Go to the documentation of this file.
1 // Copyright (C) 2002-2025 CERN for the benefit of the ATLAS collaboration
2 
4 
13 
17 
19 
22 
24 
25 #include "GaudiKernel/IEventProcessor.h"
26 
27 constexpr bool enableBenchmark =
28 #ifdef BENCHMARK_FPGATRACKSIM
29  true;
30 #else
31  false;
32 #endif
33 
35 // Initialize
36 
37 FPGATrackSimLogicalHitsProcessAlg::FPGATrackSimLogicalHitsProcessAlg (const std::string& name, ISvcLocator* pSvcLocator) :
38  AthAlgorithm(name, pSvcLocator)
39 {
40 }
41 
42 
44 {
45  std::stringstream ss(m_description);
46  std::string line;
47  ATH_MSG_INFO("Tag config:");
48  if (!m_description.empty()) {
49  while (std::getline(ss, line, '\n')) {
50  ATH_MSG_INFO('\t' << line);
51  }
52  }
53  ATH_CHECK(m_roadFinderTool.retrieve());
54  ATH_CHECK(m_LRTRoadFilterTool.retrieve(EnableTool{m_doLRT}));
55  ATH_CHECK(m_LRTRoadFinderTool.retrieve(EnableTool{m_doLRT}));
56  ATH_CHECK(m_houghRootOutputTool.retrieve(EnableTool{m_doHoughRootOutput1st}));
57  ATH_CHECK(m_NNTrackTool.retrieve(EnableTool{m_doNNTrack}));
58  ATH_CHECK(m_roadFilterTool.retrieve(EnableTool{m_filterRoads}));
59  ATH_CHECK(m_roadFilterTool2.retrieve(EnableTool{m_filterRoads2}));
60 
61  ATH_CHECK(m_spacepointsTool.retrieve(EnableTool{m_doSpacepoints}));
62 
63  ATH_CHECK(m_trackFitterTool_1st.retrieve(EnableTool{m_doTracking}));
65  ATH_CHECK(m_writeOutputTool.retrieve());
66  ATH_CHECK(m_FPGATrackSimMapping.retrieve());
67  ATH_CHECK(m_slicingEngineTool.retrieve());
68 
69  ATH_MSG_DEBUG("initialize() Instantiating root objects");
70 
71  // ROOT branches created for test vectors.
72  if (m_outputRoadUnionTool) m_slicedHitHeader = m_writeOutputTool->addInputBranch(m_sliceBranch.value(), true);
73  m_logicEventOutputHeader = m_writeOutputTool->addOutputBranch(m_outputBranch.value(), true);
74 
75  // Updated slicing engine test vectors will have three streams.
78  m_slicedStripHeader = m_writeOutputTool->addInputBranch(m_sliceStripBranch.value(), true);
79 
80  // We also need a pre- and post- SP copy of the SPs.
82 
83  // Connect the slicing tools accordingly. We probably no longer need to hook up the roadfinder here.
86 
87  ATH_MSG_DEBUG("initialize() Setting branch");
88 
89  if (!m_monTool.empty())
90  ATH_CHECK(m_monTool.retrieve());
91 
103 
104  ATH_CHECK( m_chrono.retrieve() );
105  ATH_MSG_DEBUG("initialize() Finished");
106 
107  return StatusCode::SUCCESS;
108 }
109 
110 
112 // MAIN EXECUTE ROUTINE //
114 
116 {
117  const EventContext& ctx = getContext();
118 
119  // Get reference to hits from StoreGate.
121  if (!FPGAHits.isValid()) {
122  if (m_evt == 0) {
123  ATH_MSG_WARNING("Didn't receive " << FPGAHits.key() << " on first event; assuming no input events.");
124  }
125  SmartIF<IEventProcessor> appMgr{service("ApplicationMgr")};
126  if (!appMgr) {
127  ATH_MSG_ERROR("Failed to retrieve ApplicationMgr as IEventProcessor");
128  return StatusCode::FAILURE;
129  }
130  return appMgr->stopRun();
131  }
132 
133  // Set up write handles.
138 
139  ATH_CHECK( FPGAHits_1st.record (std::make_unique<FPGATrackSimHitCollection>()));
140  ATH_CHECK( FPGAHits_2nd.record (std::make_unique<FPGATrackSimHitCollection>()));
141  ATH_CHECK( FPGARoads_1st.record (std::make_unique<FPGATrackSimRoadCollection>()));
142  ATH_CHECK( FPGAHitsInRoads_1st.record (std::make_unique<FPGATrackSimHitContainer>()));
143 
145  ATH_CHECK(FPGATracks_1stHandle.record (std::make_unique<FPGATrackSimTrackCollection>()));
146 
148  ATH_CHECK( FPGAHitsFiltered_1st.record (std::make_unique<FPGATrackSimHitCollection>()));
149 
151  ATH_CHECK( FPGASpacePoints.record (std::make_unique<FPGATrackSimClusterCollection>()));
152 
153  // Query the event selection service to make sure this event passed cuts.
154  if (!m_evtSel->getSelectedEvent()) {
155  return StatusCode::SUCCESS;
156  }
157  ATH_MSG_INFO("Event accepted by: " << m_evtSel->name());
158 
159  // Event passes cuts, count it. technically, DataPrep does this now.
160  m_evt++;
161 
162  // Read event info structure. all we need this for is to propagate to our event info structures.
164  if (!FPGAEventInfo.isValid()) {
165  ATH_MSG_ERROR("Could not find FPGA Event Info with key " << FPGAEventInfo.key());
166  return StatusCode::FAILURE;
167  }
168  FPGATrackSimEventInfo eventInfo = *FPGAEventInfo.cptr();
171  m_slicedStripHeader->newEvent(eventInfo);
173 
174  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: Split hits to 1st and 2nd stage");
175 
176  std::vector<std::shared_ptr<const FPGATrackSimHit>> phits_output, phits_all, phits_1st, phits_2nd;
177  phits_1st.reserve(FPGAHits->size());
178  phits_2nd.reserve(FPGAHits->size());
179  ATH_MSG_DEBUG("Incoming Hits: " << FPGAHits->size());
180  for (const FPGATrackSimHit& hit : *(FPGAHits.cptr())) {
181  phits_all.emplace_back(&hit, [](const FPGATrackSimHit*){});
182  }
183 
184  // Use the slicing engine tool to do the stage-based separation. Does not use the pmap.
185  m_slicingEngineTool->sliceHits(phits_all, phits_1st, phits_2nd);
186  // record 1st stage hits in SG
187  for (auto& hit : phits_1st) {
188  FPGAHits_1st->push_back(*hit);
189  }
190 
192 
193  // The slicing engine puts strip hits into a logical event input header. That header now needs to go
194  // to the spacepoint tool if it's turned on. Those hits then get added to phits_1st or phits_2nd as appropriate.
195  if (m_doSpacepoints) {
196  m_spacepoints.clear();
197  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: SP fornmation");
199  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: SP fornmation");
200  for (const FPGATrackSimCluster& cluster : m_spacepoints) FPGASpacePoints->push_back(cluster);
201  }
202 
203  // Use a property to control whether the strips/SPs go to 1st or second stage.
204  for (const FPGATrackSimHit& hit : m_slicedStripHeader->towers().at(0).hits()) {
205  (m_secondStageStrips ? phits_2nd : phits_1st).emplace_back(&hit, [](const FPGATrackSimHit*){});
206  }
207  for (auto& hit : phits_2nd) {
208  FPGAHits_2nd->push_back(*hit);
209  }
210 
211  // Add all hits including SPs to this for the HoughRootOutputTool
212  for (const FPGATrackSimHit& hit : *(FPGAHits_2nd.cptr())) {
213  phits_output.emplace_back(&hit, [](const FPGATrackSimHit*){});
214  }
215 
216  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: Split hits to 1st and 2nd stage");
217  ATH_MSG_DEBUG("1st stage hits: " << phits_1st.size() << " 2nd stage hits: " << phits_2nd.size() );
218  if (phits_1st.empty()) return StatusCode::SUCCESS;
219  // Get truth tracks from DataPrep as well.
221  if (!FPGATruthTracks.isValid()) {
222  ATH_MSG_ERROR("Could not find FPGA Truth Track Collection with key " << FPGATruthTracks.key());
223  return StatusCode::FAILURE;
224  }
225 
226  // Same for offline tracks.
228  if (!FPGAOfflineTracks.isValid()) {
229  ATH_MSG_ERROR("Could not find FPGA Offline Track Collection with key " << FPGAOfflineTracks.key());
230  return StatusCode::FAILURE;
231  }
232 
233  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: GetRoads");
234  // Get roads
235  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roads_1st;
236  ATH_CHECK(m_roadFinderTool->getRoads(phits_1st, roads_1st, *(FPGATruthTracks.cptr())));
237 
238  ATH_MSG_DEBUG("Looping over " << roads_1st.size() << " roads");
239  auto mon_nroads_1st = Monitored::Scalar<unsigned>("nroads_1st", roads_1st.size());
240  for (auto const &road : roads_1st) {
241  unsigned bitmask = road->getHitLayers();
242  for (size_t l = 0; l < m_FPGATrackSimMapping->PlaneMap_1st(0)->getNLogiLayers(); l++) {
243  if (bitmask & (1 << l)) {
244  auto mon_layerIDs_1st = Monitored::Scalar<unsigned>("layerIDs_1st",l);
245  Monitored::Group(m_monTool,mon_layerIDs_1st);
246  }
247  }
248  }
249  Monitored::Group(m_monTool, mon_nroads_1st);
250  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: GetRoads");
251 
252  // Standard road Filter
253  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: RoadFiltering");
254  std::vector<std::shared_ptr<const FPGATrackSimRoad>> postfilter_roads;
255  if (m_filterRoads)
256  {
257  ATH_CHECK(m_roadFilterTool->filterRoads(roads_1st, postfilter_roads));
258  roads_1st = std::move(postfilter_roads);
259  }
260  if (m_doOverlapRemoval) ATH_CHECK(m_overlapRemovalTool_1st->runOverlapRemoval(roads_1st));
261  // Road Filter2
262  std::vector<std::shared_ptr<const FPGATrackSimRoad>> postfilter2_roads;
263  if (m_filterRoads2) {
264  ATH_CHECK(m_roadFilterTool2->filterRoads(roads_1st, postfilter2_roads));
265  roads_1st = std::move(postfilter2_roads);
266  }
267 
268  auto mon_nroads_1st_postfilter = Monitored::Scalar<unsigned>("nroads_1st_postfilter", roads_1st.size());
269  Monitored::Group(m_monTool, mon_nroads_1st_postfilter);
270  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: RoadFiltering");
271  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: Tracking");
272 
273  // Get tracks
274  std::vector<FPGATrackSimTrack> tracks_1st;
275  if (m_doTracking) {
276  if (m_doNNTrack) {
277  ATH_MSG_DEBUG("Performing NN tracking");
278  ATH_CHECK(m_NNTrackTool->getTracks_1st(roads_1st, tracks_1st));
279  if (m_doGNNTrack) {
280  ATH_MSG_DEBUG("Performing track parameter estimation");
281  ATH_CHECK(m_NNTrackTool->setTrackParameters(tracks_1st,true,m_evtSel->getMin(), m_evtSel->getMax()));
282  }
283  } else {
284  ATH_MSG_DEBUG("Performing Linear tracking");
285  if (m_passLowestChi2TrackOnly) { // Pass only the lowest chi2 track per road
286  // Loop over roads and keep only the best track for each road
287  for (const auto& road : roads_1st) {
288  std::vector<FPGATrackSimTrack> tracksForCurrentRoad;
289 
290  // Collect tracks for this road
291  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roadVec = {road};
292  ATH_CHECK(m_trackFitterTool_1st->getTracks(roadVec, tracksForCurrentRoad, m_evtSel->getMin(), m_evtSel->getMax()));
293 
294  // Find the best track for this road
295  if (!tracksForCurrentRoad.empty()) {
296  auto bestTrackIter = std::min_element(
297  tracksForCurrentRoad.begin(), tracksForCurrentRoad.end(),
298  [](const FPGATrackSimTrack& a, const FPGATrackSimTrack& b) {
299  return a.getChi2ndof() < b.getChi2ndof();
300  });
301 
302  if (bestTrackIter != tracksForCurrentRoad.end() && bestTrackIter->getChi2ndof() < 1.e15) {
303  tracks_1st.push_back(*bestTrackIter);
304 
305  // Monitor chi2 of the best track
306  auto mon_chi2_1st = Monitored::Scalar<float>("chi2_1st_all", bestTrackIter->getChi2ndof());
307  Monitored::Group(m_monTool, mon_chi2_1st);
308  }
309  }
310  }
311  // Monitor the best chi2 (from all tracks across all roads)
312  if (!tracks_1st.empty()) {
313  float bestChi2Overall = std::min_element(
314  tracks_1st.begin(), tracks_1st.end(),
315  [](const FPGATrackSimTrack& a, const FPGATrackSimTrack& b) {
316  return a.getChi2ndof() < b.getChi2ndof();
317  })->getChi2ndof();
318 
319  auto mon_best_chi2_1st = Monitored::Scalar<float>("best_chi2_1st", bestChi2Overall);
320  Monitored::Group(m_monTool, mon_best_chi2_1st);
321  }
322  } else { // Pass all tracks with chi2 < 1e15
323  ATH_CHECK(m_trackFitterTool_1st->getTracks(roads_1st, tracks_1st, m_evtSel->getMin(), m_evtSel->getMax()));
324  float bestchi2 = 1.e15;
325  for (const FPGATrackSimTrack& track : tracks_1st) {
326  float chi2 = track.getChi2ndof();
327  if (chi2 < bestchi2) bestchi2 = chi2;
328  auto mon_chi2_1st = Monitored::Scalar<float>("chi2_1st_all", chi2);
329  Monitored::Group(m_monTool, mon_chi2_1st);
330  }
331  auto mon_best_chi2_1st = Monitored::Scalar<float>("best_chi2_1st", bestchi2);
332  Monitored::Group(m_monTool, mon_best_chi2_1st);
333  }
334  }
335  } else { // No tracking;
336  ATH_MSG_DEBUG("No tracking. Just running dummy road2track algorith");
337  if(m_doGNNPixelSeeding) { //For GNNPixelSeeding, convert the roads to a track in the simplest form
338  for (const std::shared_ptr<const FPGATrackSimRoad>& road : roads_1st) {
339  std::vector<std::shared_ptr<const FPGATrackSimHit>> track_hits;
340  for (unsigned layer = 0; layer < road->getNLayers(); ++layer) {
341  track_hits.insert(track_hits.end(), road->getHits(layer).begin(), road->getHits(layer).end());
342  }
343 
344  FPGATrackSimTrack track_cand;
345  track_cand.setNLayers(track_hits.size());
346  for (size_t ihit = 0; ihit < track_hits.size(); ++ihit) {
347  track_cand.setFPGATrackSimHit(ihit, *(track_hits[ihit]));
348  }
349  tracks_1st.push_back(track_cand);
350  }
351  }
352  else { roadsToTrack(roads_1st, tracks_1st, m_FPGATrackSimMapping->PlaneMap_1st(0)); }
353  }
354 
355  std::vector<FPGATrackSimTruthTrack> truthtracks = *FPGATruthTracks;
356  std::vector<FPGATrackSimOfflineTrack> offlineTracks = *FPGAOfflineTracks;
357  //Loop over tracks and set the region for all of them, also optionally set track parameters to truth
358  for (FPGATrackSimTrack& track : tracks_1st) {
359  track.setRegion(m_region);
360  if (m_SetTruthParametersForTracks >= 0 && truthtracks.size() > 0) {
362  track.setQOverPt(truthtracks.front().getQOverPt());
363  else if (m_SetTruthParametersForTracks != 1)
364  track.setD0(truthtracks.front().getD0());
365  else if (m_SetTruthParametersForTracks != 2)
366  track.setPhi(truthtracks.front().getPhi());
367  else if (m_SetTruthParametersForTracks != 3)
368  track.setZ0(truthtracks.front().getZ0());
369  else if (m_SetTruthParametersForTracks != 4)
370  track.setEta(truthtracks.front().getEta());
371  }
372  }
373  // Loop over roads and store them in SG (after track finding to also copy the sector information)
374  for (auto const& road : roads_1st) {
375  std::vector<FPGATrackSimHit> road_hits;
376  ATH_MSG_DEBUG("Hough Road X Y: " << road->getX() << " " << road->getY());
377  for (size_t l = 0; l < road->getNLayers(); ++l) {
378  for (const auto& layerH : road->getHits(l)) {
379  road_hits.push_back(*layerH);
380  }
381  }
382  FPGAHitsInRoads_1st->push_back(road_hits);
383  FPGARoads_1st->push_back(*road);
384  }
385  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: Tracking");
386 
387  // Monitor the number of tracks
388  auto mon_ntracks_1st = Monitored::Scalar<unsigned>("ntrack_1st", tracks_1st.size());
389  Monitored::Group(m_monTool, mon_ntracks_1st);
390  if constexpr (enableBenchmark) m_chrono->chronoStart("1st Stage: OverlapRemoval");
391  // Overlap removal
392  if (m_doOverlapRemoval) ATH_CHECK(m_overlapRemovalTool_1st->runOverlapRemoval(tracks_1st));
393 
394  unsigned ntrackOLRChi2 = 0;
395  for (const FPGATrackSimTrack& track : tracks_1st) {
396  if (track.getChi2ndof() < m_trackScoreCut.value()) {
398  if (track.passedOR()) {
399  ntrackOLRChi2++;
401 
402  // For tracks passing overlap removal-- record the chi2 so we can figure out the right cut.
403  float chi2olr = track.getChi2ndof();
404  auto mon_chi2_1st_or = Monitored::Scalar<float>("chi2_1st_afterOLR", chi2olr);
405  Monitored::Group(m_monTool, mon_chi2_1st_or);
406  }
407  }
408  }
409  if constexpr (enableBenchmark) m_chrono->chronoStop("1st Stage: OverlapRemoval");
410  auto mon_ntracks_1st_olr = Monitored::Scalar<unsigned>("ntrack_1st_afterOLR", ntrackOLRChi2);
411  Monitored::Group(m_monTool,mon_ntracks_1st_olr);
412 
413  m_nRoadsTot += roads_1st.size();
414  m_nTracksTot += tracks_1st.size();
415 
416  // Do some simple monitoring of efficiencies. okay, we need truth tracks here.
417  if (truthtracks.size() > 0) {
418  m_evt_truth++;
419  auto passroad = Monitored::Scalar<bool>("eff_road",(roads_1st.size() > 0));
420  auto passtrack = Monitored::Scalar<bool>("eff_track",(tracks_1st.size() > 0));
421  auto truthpT_zoom = Monitored::Scalar<float>("pT_zoom",truthtracks.front().getPt()*0.001);
422  auto truthpT = Monitored::Scalar<float>("pT",truthtracks.front().getPt()*0.001);
423  auto trutheta = Monitored::Scalar<float>("eta",truthtracks.front().getEta());
424  auto truthphi= Monitored::Scalar<float>("phi",truthtracks.front().getPhi());
425  auto truthd0= Monitored::Scalar<float>("d0",truthtracks.front().getD0());
426  auto truthz0= Monitored::Scalar<float>("z0",truthtracks.front().getZ0());
427  if (roads_1st.size() > 0) m_nRoadsFound++;
428  if (roads_1st.size() > m_maxNRoadsFound) m_maxNRoadsFound = roads_1st.size();
429 
430  unsigned npasschi2(0);
431  unsigned npasschi2OLR(0);
432  if (tracks_1st.size() > 0) {
433  m_nTracksFound++;
434  if (tracks_1st.size() > m_maxNTracksTot) m_maxNTracksTot = tracks_1st.size();
435  for (const auto& track : tracks_1st) {
436  if (track.getChi2ndof() < m_trackScoreCut.value()) {
437  npasschi2++;
438  if (track.passedOR()) {
439  npasschi2OLR++;
440  }
441  }
442  }
443  }
444  if (npasschi2 > m_maxNTracksChi2Tot) m_maxNTracksChi2Tot = npasschi2;
445  if (npasschi2OLR > m_maxNTracksChi2OLRTot) m_maxNTracksChi2OLRTot = npasschi2OLR;
446  if (npasschi2 > 0) m_nTracksChi2Found++;
447  if (npasschi2OLR > 0) m_nTracksChi2OLRFound++;
448  auto passtrackchi2 = Monitored::Scalar<bool>("eff_track_chi2",(npasschi2 > 0));
449  Monitored::Group(m_monTool,passroad,passtrack,truthpT_zoom,truthpT,trutheta,truthphi,truthd0,truthz0,passtrackchi2);
450  }
451 
452  for (const FPGATrackSimTrack& track : tracks_1st) FPGATracks_1stHandle->push_back(track);
453 
454  // Now, we may want to do large-radius tracking on the hits not used by the first stage tracking.
455  // This follows overlap removal.
456  std::vector<std::shared_ptr<const FPGATrackSimRoad>> roadsLRT;
457  std::vector<FPGATrackSimTrack> tracksLRT; // currently empty
458  if (m_doLRT) {
459  // Filter out hits that are on successful first-stage tracks
460  std::vector<std::shared_ptr<const FPGATrackSimHit>> remainingHits;
461 
462  if (m_doLRTHitFiltering) {
463  ATH_MSG_DEBUG("Doing hit filtering based on prompt tracks.");
464  ATH_CHECK(m_LRTRoadFilterTool->filterUsedHits(tracks_1st, phits_1st, remainingHits));
465 
466  for (const auto &Hit : remainingHits) FPGAHitsFiltered_1st->push_back(*Hit);
467 
468  } else {
469  ATH_MSG_DEBUG("No hit filtering requested; using all hits for LRT.");
470  remainingHits = phits_1st;
471  }
472 
473  // Get LRT roads with remaining hits
474  ATH_MSG_DEBUG("Finding LRT roads");
475  ATH_CHECK(m_LRTRoadFinderTool->getRoads( remainingHits, roadsLRT ));
476  }
477 
478  auto dataFlowInfo = std::make_unique<FPGATrackSimDataFlowInfo>();
479 
480  // Write the output and reset
481  if (m_writeOutputData) {
482  ATH_CHECK(writeOutputData(roads_1st, tracks_1st, dataFlowInfo.get()));
483  }
484 
485  // This one we can do-- by passing in truth and offline tracks via storegate above.
487  ATH_MSG_DEBUG("Running HoughRootOutputTool in 1st stage.");
488 
489  SmartIF<IEventProcessor> appMgr{service("ApplicationMgr")};
490  if (!appMgr) {
491  ATH_MSG_ERROR("Failed to retrieve ApplicationMgr as IEventProcessor");
492  return StatusCode::FAILURE;
493  }
494 
495  // Create output ROOT file
496  ATH_CHECK(m_houghRootOutputTool->fillTree(roads_1st, truthtracks, offlineTracks, phits_output, m_writeOutNonSPStripHits, m_trackScoreCut.value(), m_NumOfHitPerGrouping, false));
497  }
498 
499  // Reset data pointers
502 
503  return StatusCode::SUCCESS;
504 }
505 
506 
508 // INPUT PASSING, READING AND PROCESSING //
510 
511 StatusCode FPGATrackSimLogicalHitsProcessAlg::writeOutputData( const std::vector<std::shared_ptr<const FPGATrackSimRoad>>& roads_1st,
512  std::vector<FPGATrackSimTrack> const& tracks_1st,
513  FPGATrackSimDataFlowInfo const* dataFlowInfo)
514 {
516 
517  ATH_MSG_DEBUG("NFPGATrackSimRoads_1st = " << roads_1st.size() << ", NFPGATrackSimTracks_1st = " << tracks_1st.size());
518 
519  if (!m_writeOutputData) return StatusCode::SUCCESS;
522 
525 
528 
529  // It would be nice to rearrange this so both algorithms use one instance of this tool, I think.
530  // Which means that dataprep can't call writeData because that does Fill().
531  ATH_CHECK(m_writeOutputTool->writeData());
532 
533 
534 
535  return StatusCode::SUCCESS;
536 }
537 
538 
540 // Finalize
541 
543 {
544  ATH_MSG_INFO("PRINTING FPGATRACKSIM SIMPLE STATS");
545  ATH_MSG_INFO("========================================================================================");
546  ATH_MSG_INFO("Ran on events = " << m_evt);
547  ATH_MSG_INFO("Inclusive efficiency to find a road = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nRoadsFound/(float)m_evt_truth)));
548  ATH_MSG_INFO("Inclusive efficiency to find a track = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nTracksFound/(float)m_evt_truth)));
549  ATH_MSG_INFO("Inclusive efficiency to find a track passing chi2 = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nTracksChi2Found/(float)m_evt_truth)));
550  ATH_MSG_INFO("Inclusive efficiency to find a track passing chi2 and OLR = " << (m_evt_truth == 0 ? "NAN" : std::to_string(m_nTracksChi2OLRFound/(float)m_evt_truth)));
551 
552 
553  ATH_MSG_INFO("Number of 1st stage roads/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nRoadsTot/(float)m_evt)));
554  ATH_MSG_INFO("Number of 1st stage track combinations/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nTracksTot/(float)m_evt)));
555  ATH_MSG_INFO("Number of 1st stage tracks passing chi2/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nTracksChi2Tot/(float)m_evt)));
556  ATH_MSG_INFO("Number of 1st stage tracks passing chi2 and OLR/event = " << (m_evt == 0 ? "NAN" : std::to_string(m_nTracksChi2OLRTot/(float)m_evt)));
557  ATH_MSG_INFO("========================================================================================");
558 
559  ATH_MSG_INFO("Max number of 1st stage roads in an event = " << m_maxNRoadsFound);
560  ATH_MSG_INFO("Max number of 1st stage track combinations in an event = " << m_maxNTracksTot);
561  ATH_MSG_INFO("Max number of 1st stage tracks passing chi2 in an event = " << m_maxNTracksChi2Tot);
562  ATH_MSG_INFO("Max number of 1st stage tracks passing chi2 and OLR in an event = " << m_maxNTracksChi2OLRTot);
563  ATH_MSG_INFO("========================================================================================");
564 
565  return StatusCode::SUCCESS;
566 }
567 
568 
570 // Helpers
571 
572 void FPGATrackSimLogicalHitsProcessAlg::printHitSubregions(std::vector<FPGATrackSimHit> const & hits)
573 {
574  ATH_MSG_WARNING("Hit regions:");
575  for (const auto& hit : hits)
576  {
577  std::vector<uint32_t> regions = m_FPGATrackSimMapping->SubRegionMap()->getRegions(hit);
578  std::stringstream ss;
579  for (auto r : regions)
580  ss << r << ",";
581  ATH_MSG_WARNING("\t[" << ss.str() << "]");
582  }
583 }
FPGATrackSimLogicalHitsProcessAlg::m_passLowestChi2TrackOnly
Gaudi::Property< bool > m_passLowestChi2TrackOnly
Definition: FPGATrackSimLogicalHitsProcessAlg.h:118
FPGATrackSimLogicalHitsProcessAlg::m_doSpacepoints
Gaudi::Property< bool > m_doSpacepoints
Definition: FPGATrackSimLogicalHitsProcessAlg.h:102
FPGATrackSimLogicalHitsProcessAlg::m_filterRoads
Gaudi::Property< bool > m_filterRoads
Definition: FPGATrackSimLogicalHitsProcessAlg.h:106
beamspotman.r
def r
Definition: beamspotman.py:672
FPGATrackSimLogicalHitsProcessAlg::m_maxNRoadsFound
unsigned long m_maxNRoadsFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:156
FPGATrackSimLogicalHitsProcessAlg::m_slicedSecondPixelHeader
FPGATrackSimLogicalEventInputHeader * m_slicedSecondPixelHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:134
FPGATrackSimLogicalHitsProcessAlg::m_writeOutputTool
ToolHandle< FPGATrackSimOutputHeaderTool > m_writeOutputTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:93
TrigDefs::Group
Group
Properties of a chain group.
Definition: GroupProperties.h:13
FPGATrackSimRegionSlices.h
Stores slice definitions for FPGATrackSim regions.
FPGATrackSimLogicalHitsProcessAlg::m_LRTRoadFinderTool
ToolHandle< IFPGATrackSimRoadFinderTool > m_LRTRoadFinderTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:86
FPGATrackSimLogicalHitsProcessAlg::m_doHoughRootOutput1st
Gaudi::Property< bool > m_doHoughRootOutput1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:108
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitKey_2nd
SG::WriteHandleKey< FPGATrackSimHitCollection > m_FPGAHitKey_2nd
Definition: FPGATrackSimLogicalHitsProcessAlg.h:177
TRTCalib_Extractor.hits
hits
Definition: TRTCalib_Extractor.py:35
FPGATrackSimLogicalHitsProcessAlg::m_spacepointsTool
ToolHandle< FPGATrackSimSpacePointsToolI > m_spacepointsTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:83
FPGATrackSimLogicalHitsProcessAlg::m_doGNNPixelSeeding
Gaudi::Property< bool > m_doGNNPixelSeeding
Definition: FPGATrackSimLogicalHitsProcessAlg.h:111
FPGATrackSimLogicalHitsProcessAlg::m_description
std::string m_description
Definition: FPGATrackSimLogicalHitsProcessAlg.h:80
PowhegControl_ttHplus_NLO.ss
ss
Definition: PowhegControl_ttHplus_NLO.py:83
FPGATrackSimLogicalHitsProcessAlg::m_logicEventOutputHeader
FPGATrackSimLogicalEventOutputHeader * m_logicEventOutputHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:137
FPGATrackSimLogicalHitsProcessAlg::m_FPGARoadKey
SG::WriteHandleKey< FPGATrackSimRoadCollection > m_FPGARoadKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:180
FPGATrackSimLogicalHitsProcessAlg::m_slicedHitHeader
FPGATrackSimLogicalEventInputHeader * m_slicedHitHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:132
ATH_MSG_INFO
#define ATH_MSG_INFO(x)
Definition: AthMsgStreamMacros.h:31
FPGATrackSimLogicalHitsProcessAlg::m_nTracksTot
long m_nTracksTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:146
SG::ReadHandle::cptr
const_pointer_type cptr()
Dereference the pointer.
FPGATrackSimCluster
Definition: FPGATrackSimCluster.h:24
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitInRoadsKey
SG::WriteHandleKey< FPGATrackSimHitContainer > m_FPGAHitInRoadsKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:179
FPGATrackSimTrack
Definition: FPGATrackSimTrack.h:18
FPGATrackSimLogicalHitsProcessAlg::m_region
Gaudi::Property< int > m_region
Definition: FPGATrackSimLogicalHitsProcessAlg.h:121
SG::ReadHandle
Definition: StoreGate/StoreGate/ReadHandle.h:67
FPGATrackSimLogicalEventOutputHeader::reserveFPGATrackSimRoads_1st
void reserveFPGATrackSimRoads_1st(size_t size)
Definition: FPGATrackSimLogicalEventOutputHeader.h:24
FPGATrackSimNNTrackTool.h
Utilize NN score to build track candidates.
FPGATrackSimLogicalHitsProcessAlg::m_LRTRoadFilterTool
ToolHandle< FPGATrackSimLLPRoadFilterTool > m_LRTRoadFilterTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:85
FPGATrackSimLogicalHitsProcessAlg::m_doTracking
Gaudi::Property< bool > m_doTracking
Definition: FPGATrackSimLogicalHitsProcessAlg.h:103
FPGATrackSimLogicalHitsProcessAlg::m_writeOutNonSPStripHits
Gaudi::Property< bool > m_writeOutNonSPStripHits
Definition: FPGATrackSimLogicalHitsProcessAlg.h:116
FPGATrackSimLogicalHitsProcessAlg::FPGATrackSimLogicalHitsProcessAlg
FPGATrackSimLogicalHitsProcessAlg(const std::string &name, ISvcLocator *pSvcLocator)
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:37
FPGATrackSimLogicalHitsProcessAlg::m_FPGATruthTrackKey
SG::ReadHandleKey< FPGATrackSimTruthTrackCollection > m_FPGATruthTrackKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:183
FPGATrackSimLogicalHitsProcessAlg::m_evtSel
ServiceHandle< IFPGATrackSimEventSelectionSvc > m_evtSel
Definition: FPGATrackSimLogicalHitsProcessAlg.h:96
FPGATrackSimLogicalEventOutputHeader::reset
void reset()
Definition: FPGATrackSimLogicalEventOutputHeader.cxx:12
FPGATrackSimLogicalHitsProcessAlg::m_writeOutputData
Gaudi::Property< bool > m_writeOutputData
Definition: FPGATrackSimLogicalHitsProcessAlg.h:114
FPGATrackSimLogicalHitsProcessAlg::m_spacepoints
std::vector< FPGATrackSimCluster > m_spacepoints
Definition: FPGATrackSimLogicalHitsProcessAlg.h:141
FPGATrackSimLogicalHitsProcessAlg::m_FPGAEventInfoKey
SG::ReadHandleKey< FPGATrackSimEventInfo > m_FPGAEventInfoKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:185
UploadAMITag.l
list l
Definition: UploadAMITag.larcaf.py:157
FPGATrackSimLogicalHitsProcessAlg::m_maxNTracksChi2OLRTot
unsigned long m_maxNTracksChi2OLRTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:159
FPGATrackSimReadRawRandomHitsTool.h
SG::WriteHandle::cptr
const_pointer_type cptr() const
Dereference the pointer.
FPGATrackSimLogicalHitsProcessAlg::m_overlapRemovalTool_1st
ToolHandle< FPGATrackSimOverlapRemovalTool > m_overlapRemovalTool_1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:92
FPGATrackSimLogicalHitsProcessAlg::m_sliceFirstPixelBranch
Gaudi::Property< std::string > m_sliceFirstPixelBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:126
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitFilteredKey
SG::WriteHandleKey< FPGATrackSimHitCollection > m_FPGAHitFilteredKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:178
FPGATrackSimLogicalHitsProcessAlg::m_FPGAOfflineTrackKey
SG::ReadHandleKey< FPGATrackSimOfflineTrackCollection > m_FPGAOfflineTrackKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:184
FPGATrackSimLogicalHitsProcessAlg::m_doNNTrack
Gaudi::Property< bool > m_doNNTrack
Definition: FPGATrackSimLogicalHitsProcessAlg.h:109
FPGATrackSimTrack::setFPGATrackSimHit
void setFPGATrackSimHit(unsigned i, const FPGATrackSimHit &hit)
Definition: FPGATrackSimTrack.cxx:98
FPGATrackSimLogicalHitsProcessAlg::m_FPGATrackKey
SG::WriteHandleKey< FPGATrackSimTrackCollection > m_FPGATrackKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:181
FPGATrackSimLogicalHitsProcessAlg::m_evt_truth
double m_evt_truth
Definition: FPGATrackSimLogicalHitsProcessAlg.h:150
dq_defect_bulk_create_defects.line
line
Definition: dq_defect_bulk_create_defects.py:27
FPGATrackSimLogicalHitsProcessAlg::m_maxNTracksTot
unsigned long m_maxNTracksTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:157
FPGATrackSimLogicalHitsProcessAlg::m_monTool
ToolHandle< GenericMonitoringTool > m_monTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:167
FPGATrackSimLogicalEventOutputHeader::getDataFlowInfo
FPGATrackSimDataFlowInfo const & getDataFlowInfo() const
Definition: FPGATrackSimLogicalEventOutputHeader.h:47
FPGATrackSimHit
Definition: FPGATrackSimHit.h:41
FPGATrackSimLogicalHitsProcessAlg::m_evt
double m_evt
Definition: FPGATrackSimLogicalHitsProcessAlg.h:144
FPGATrackSimRegionMap.h
Maps ITK module indices to FPGATrackSim regions.
FPGATrackSimLogicalHitsProcessAlg::m_trackScoreCut
Gaudi::Property< float > m_trackScoreCut
Definition: FPGATrackSimLogicalHitsProcessAlg.h:115
FPGATrackSimLogicalHitsProcessAlg::m_doLRTHitFiltering
Gaudi::Property< bool > m_doLRTHitFiltering
Definition: FPGATrackSimLogicalHitsProcessAlg.h:113
FPGATrackSimLogicalHitsProcessAlg::m_roadFilterTool2
ToolHandle< IFPGATrackSimRoadFilterTool > m_roadFilterTool2
Definition: FPGATrackSimLogicalHitsProcessAlg.h:88
Hit
Definition: Simulation/ISF/ISF_FastCaloSim/ISF_FastCaloGpu/ISF_FastCaloGpu/Hit.h:16
FPGATrackSimEventInfo
Definition: FPGATrackSimEventInfo.h:14
FPGATrackSimDataFlowInfo
Definition: FPGATrackSimDataFlowInfo.h:18
ATH_MSG_ERROR
#define ATH_MSG_ERROR(x)
Definition: AthMsgStreamMacros.h:33
FPGATrackSimLogicalEventOutputHeader::reserveFPGATrackSimTracks_1st
void reserveFPGATrackSimTracks_1st(size_t size)
Definition: FPGATrackSimLogicalEventOutputHeader.h:37
FPGATrackSimLogicalHitsProcessAlg::m_roadFinderTool
ToolHandle< FPGATrackSimRoadUnionTool > m_roadFinderTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:84
FPGATrackSimLogicalEventOutputHeader.h
roadsToTrack
void roadsToTrack(std::vector< std::shared_ptr< const FPGATrackSimRoad >> &roads, std::vector< FPGATrackSimTrack > &track_cands, const FPGATrackSimPlaneMap *pmap)
Definition: FPGATrackSimHoughFunctions.cxx:674
FPGATrackSimLogicalHitsProcessAlg::execute
virtual StatusCode execute() override
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:115
FPGATrackSimLogicalHitsProcessAlg::m_SetTruthParametersForTracks
Gaudi::Property< int > m_SetTruthParametersForTracks
Definition: FPGATrackSimLogicalHitsProcessAlg.h:101
EL::StatusCode
::StatusCode StatusCode
StatusCode definition for legacy code.
Definition: PhysicsAnalysis/D3PDTools/EventLoop/EventLoop/StatusCode.h:22
FPGATrackSimLogicalEventOutputHeader::addFPGATrackSimRoads_1st
void addFPGATrackSimRoads_1st(const std::vector< std::shared_ptr< const FPGATrackSimRoad >> &roads_1st)
Definition: FPGATrackSimLogicalEventOutputHeader.h:25
ATH_MSG_DEBUG
#define ATH_MSG_DEBUG(x)
Definition: AthMsgStreamMacros.h:29
FPGATrackSimDataFlowInfo.h
Structs that store the data flow information per event.
TRT::Hit::layer
@ layer
Definition: HitInfo.h:79
FPGATrackSimRawToLogicalHitsTool.h
FPGATrackSimLogicalHitsProcessAlg::m_doOverlapRemoval
Gaudi::Property< bool > m_doOverlapRemoval
Definition: FPGATrackSimLogicalHitsProcessAlg.h:104
chi2
double chi2(TH1 *h0, TH1 *h1)
Definition: comparitor.cxx:525
FPGATrackSimLogicalHitsProcessAlg::m_sliceStripBranchPreSP
Gaudi::Property< std::string > m_sliceStripBranchPreSP
Definition: FPGATrackSimLogicalHitsProcessAlg.h:129
ATH_CHECK
#define ATH_CHECK
Definition: AthCheckMacros.h:40
FPGATrackSimLogicalHitsProcessAlg::m_outputRoadUnionTool
Gaudi::Property< bool > m_outputRoadUnionTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:120
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitKey_1st
SG::WriteHandleKey< FPGATrackSimHitCollection > m_FPGAHitKey_1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:176
FPGATrackSimLogicalHitsProcessAlg::writeOutputData
StatusCode writeOutputData(const std::vector< std::shared_ptr< const FPGATrackSimRoad >> &roads_1st, std::vector< FPGATrackSimTrack > const &tracks_1st, FPGATrackSimDataFlowInfo const *dataFlowInfo)
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:511
FPGATrackSimLogicalHitsProcessAlg::m_FPGAHitKey
SG::ReadHandleKey< FPGATrackSimHitCollection > m_FPGAHitKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:170
FPGATrackSimLogicalEventInputHeader::newEvent
void newEvent(FPGATrackSimEventInfo &event)
Definition: FPGATrackSimLogicalEventInputHeader.h:29
SG::VarHandleKey::initialize
StatusCode initialize(bool used=true)
If this object is used as a property, then this should be called during the initialize phase.
Definition: AthToolSupport/AsgDataHandles/Root/VarHandleKey.cxx:103
FPGATrackSimLogicalHitsProcessAlg::m_slicedStripHeaderPreSP
FPGATrackSimLogicalEventInputHeader * m_slicedStripHeaderPreSP
Definition: FPGATrackSimLogicalHitsProcessAlg.h:136
FPGATrackSimLogicalHitsProcessAlg::m_sliceBranch
Gaudi::Property< std::string > m_sliceBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:124
FPGATrackSimLogicalEventOutputHeader::setDataFlowInfo
void setDataFlowInfo(FPGATrackSimDataFlowInfo const &info)
Definition: FPGATrackSimLogicalEventOutputHeader.h:48
AthAlgorithm
Definition: AthAlgorithm.h:47
SG::ReadHandle::isValid
virtual bool isValid() override final
Can the handle be successfully dereferenced?
FPGATrackSimLogicalEventInputHeader::reset
void reset()
Definition: FPGATrackSimLogicalEventInputHeader.cxx:10
FPGATrackSimLogicalHitsProcessAlg::m_chrono
ServiceHandle< IChronoStatSvc > m_chrono
Definition: FPGATrackSimLogicalHitsProcessAlg.h:98
FPGATrackSimLogicalHitsProcessAlg::m_nTracksFound
long m_nTracksFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:152
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2Tot
long m_nTracksChi2Tot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:147
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2OLRFound
long m_nTracksChi2OLRFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:154
name
std::string name
Definition: Control/AthContainers/Root/debug.cxx:240
FPGATrackSimLogicalHitsProcessAlg::m_maxNTracksChi2Tot
unsigned long m_maxNTracksChi2Tot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:158
FPGATrackSimLogicalEventOutputHeader::addFPGATrackSimTracks_1st
void addFPGATrackSimTracks_1st(std::vector< FPGATrackSimTrack > const &tracks_1st)
Definition: FPGATrackSimLogicalEventOutputHeader.h:38
ActsTrk::to_string
std::string to_string(const DetectorType &type)
Definition: GeometryDefs.h:34
plotBeamSpotMon.b
b
Definition: plotBeamSpotMon.py:76
FPGATrackSimLogicalHitsProcessAlg::printHitSubregions
void printHitSubregions(std::vector< FPGATrackSimHit > const &hits)
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:572
FPGATrackSimHit.h
: FPGATrackSim-specific class to represent an hit in the detector.
FPGATrackSimLogicalHitsProcessAlg::m_slicedStripHeader
FPGATrackSimLogicalEventInputHeader * m_slicedStripHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:135
FPGATrackSimOverlapRemovalTool.h
Overlap removal tool for FPGATrackSimTrack.
SG::VarHandleBase::key
virtual const std::string & key() const override final
Return the StoreGate ID for the referenced object.
Definition: AthToolSupport/AsgDataHandles/Root/VarHandleBase.cxx:64
FPGATrackSimLogicalHitsProcessAlg::m_sliceSecondPixelBranch
Gaudi::Property< std::string > m_sliceSecondPixelBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:127
FPGATrackSimLogicalHitsProcessAlg::finalize
virtual StatusCode finalize() override
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:542
FPGATrackSimLogicalHitsProcessAlg.h
FPGATrackSimLogicalHitsProcessAlg::m_trackFitterTool_1st
ToolHandle< FPGATrackSimTrackFitterTool > m_trackFitterTool_1st
Definition: FPGATrackSimLogicalHitsProcessAlg.h:91
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2Found
long m_nTracksChi2Found
Definition: FPGATrackSimLogicalHitsProcessAlg.h:153
SG::WriteHandle
Definition: StoreGate/StoreGate/WriteHandle.h:73
FPGATrackSimLogicalHitsProcessAlg::m_nRoadsTot
long m_nRoadsTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:145
FPGATrackSimLogicalHitsProcessAlg::m_nTracksChi2OLRTot
long m_nTracksChi2OLRTot
Definition: FPGATrackSimLogicalHitsProcessAlg.h:148
a
TList * a
Definition: liststreamerinfos.cxx:10
SG::WriteHandle::record
StatusCode record(std::unique_ptr< T > data)
Record a const object to the store.
FPGATrackSimLogicalHitsProcessAlg::m_roadFilterTool
ToolHandle< IFPGATrackSimRoadFilterTool > m_roadFilterTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:87
ATH_MSG_WARNING
#define ATH_MSG_WARNING(x)
Definition: AthMsgStreamMacros.h:32
FPGATrackSimLogicalHitsProcessAlg::m_sliceStripBranch
Gaudi::Property< std::string > m_sliceStripBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:128
FPGATrackSimLogicalHitsProcessAlg::m_doLRT
Gaudi::Property< bool > m_doLRT
Definition: FPGATrackSimLogicalHitsProcessAlg.h:112
FPGATrackSimLogicalHitsProcessAlg::m_FPGASpacePointsKey
SG::WriteHandleKey< FPGATrackSimClusterCollection > m_FPGASpacePointsKey
Definition: FPGATrackSimLogicalHitsProcessAlg.h:173
FPGATrackSimLogicalHitsProcessAlg::m_slicingEngineTool
ToolHandle< FPGATrackSimSlicingEngineTool > m_slicingEngineTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:94
FPGATrackSimLogicalEventInputHeader::towers
const std::vector< FPGATrackSimTowerInputHeader > & towers() const
Definition: FPGATrackSimLogicalEventInputHeader.h:36
FPGATrackSimLogicalHitsProcessAlg::m_nRoadsFound
long m_nRoadsFound
Definition: FPGATrackSimLogicalHitsProcessAlg.h:151
FPGATrackSimLogicalHitsProcessAlg::initialize
virtual StatusCode initialize() override
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:43
enableBenchmark
constexpr bool enableBenchmark
Definition: FPGATrackSimLogicalHitsProcessAlg.cxx:27
xAOD::track
@ track
Definition: TrackingPrimitives.h:513
FPGATrackSimLogicalHitsProcessAlg::m_slicedFirstPixelHeader
FPGATrackSimLogicalEventInputHeader * m_slicedFirstPixelHeader
Definition: FPGATrackSimLogicalHitsProcessAlg.h:133
FPGATrackSimRoad.h
Defines a class for roads.
Monitored::Scalar
Declare a monitored scalar variable.
Definition: MonitoredScalar.h:34
FPGATrackSimTrack::setNLayers
void setNLayers(int)
set the number of layers in the track.
Definition: FPGATrackSimTrack.cxx:107
FPGATrackSimLogicalEventInputHeader.h
FPGATrackSimLogicalHitsProcessAlg::m_filterRoads2
Gaudi::Property< bool > m_filterRoads2
Definition: FPGATrackSimLogicalHitsProcessAlg.h:107
FPGATrackSimLogicalHitsProcessAlg::m_NumOfHitPerGrouping
Gaudi::Property< int > m_NumOfHitPerGrouping
Definition: FPGATrackSimLogicalHitsProcessAlg.h:117
FPGATrackSimLogicalHitsProcessAlg::m_outputBranch
Gaudi::Property< std::string > m_outputBranch
Definition: FPGATrackSimLogicalHitsProcessAlg.h:125
FPGATrackSimLogicalHitsProcessAlg::m_doGNNTrack
Gaudi::Property< bool > m_doGNNTrack
Definition: FPGATrackSimLogicalHitsProcessAlg.h:110
FPGATrackSimLogicalHitsProcessAlg::m_secondStageStrips
Gaudi::Property< bool > m_secondStageStrips
Definition: FPGATrackSimLogicalHitsProcessAlg.h:119
FPGATrackSimLogicalHitsProcessAlg::m_NNTrackTool
ToolHandle< FPGATrackSimNNTrackTool > m_NNTrackTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:89
FPGATrackSimTrackFitterTool.h
FPGATrackSimTrackPars.h
Structs that store the 5 track parameters.
FPGATrackSimLogicalHitsProcessAlg::m_houghRootOutputTool
ToolHandle< FPGATrackSimHoughRootOutputTool > m_houghRootOutputTool
Definition: FPGATrackSimLogicalHitsProcessAlg.h:90
FPGATrackSimTrack.h
FPGATrackSimCluster.h
FPGATrackSimLogicalHitsProcessAlg::m_FPGATrackSimMapping
ServiceHandle< IFPGATrackSimMappingSvc > m_FPGATrackSimMapping
Definition: FPGATrackSimLogicalHitsProcessAlg.h:95