#include <IjFEXFPGA.h>
Definition at line 34 of file IjFEXFPGA.h.
◆ execute()
virtual StatusCode LVL1::IjFEXFPGA::execute |
( |
jFEXOutputCollection * |
inputOutputCollection, |
|
|
const std::pair< unsigned int, const std::vector< int > & > & |
jetCalibrationParameters |
|
) |
| |
|
pure virtual |
◆ getFwdElTOBs()
virtual std::vector<std::vector <uint32_t> > LVL1::IjFEXFPGA::getFwdElTOBs |
( |
| ) |
|
|
pure virtual |
◆ getLargeRJetTOBs()
virtual std::vector<std::unique_ptr<jFEXTOB> > LVL1::IjFEXFPGA::getLargeRJetTOBs |
( |
| ) |
|
|
pure virtual |
◆ getMetTOBs()
virtual std::vector<std::unique_ptr<jFEXTOB> > LVL1::IjFEXFPGA::getMetTOBs |
( |
| ) |
|
|
pure virtual |
◆ getSmallRJetTOBs()
virtual std::vector<std::unique_ptr<jFEXTOB> > LVL1::IjFEXFPGA::getSmallRJetTOBs |
( |
| ) |
|
|
pure virtual |
◆ getSumEtTOBs()
virtual std::vector<std::unique_ptr<jFEXTOB> > LVL1::IjFEXFPGA::getSumEtTOBs |
( |
| ) |
|
|
pure virtual |
◆ getTauTOBs()
virtual std::vector<std::unique_ptr<jFEXTOB> > LVL1::IjFEXFPGA::getTauTOBs |
( |
| ) |
|
|
pure virtual |
◆ getTTowerET()
virtual int LVL1::IjFEXFPGA::getTTowerET |
( |
unsigned int |
TTID | ) |
|
|
pure virtual |
◆ getTTowerET_EM()
virtual int LVL1::IjFEXFPGA::getTTowerET_EM |
( |
unsigned int |
TTID | ) |
|
|
pure virtual |
◆ getTTowerET_forMET()
virtual int LVL1::IjFEXFPGA::getTTowerET_forMET |
( |
unsigned int |
TTID | ) |
|
|
pure virtual |
◆ getTTowerET_HAD()
virtual int LVL1::IjFEXFPGA::getTTowerET_HAD |
( |
unsigned int |
TTID | ) |
|
|
pure virtual |
◆ ID()
virtual int LVL1::IjFEXFPGA::ID |
( |
| ) |
|
|
pure virtual |
◆ init()
virtual StatusCode LVL1::IjFEXFPGA::init |
( |
int |
id, |
|
|
int |
efexid |
|
) |
| |
|
pure virtual |
◆ interfaceID()
const InterfaceID & LVL1::IjFEXFPGA::interfaceID |
( |
| ) |
|
|
inlinestatic |
◆ reset()
virtual void LVL1::IjFEXFPGA::reset |
( |
| ) |
|
|
pure virtual |
◆ SetTowersAndCells_SG() [1/2]
virtual void LVL1::IjFEXFPGA::SetTowersAndCells_SG |
( |
int |
[][FEXAlgoSpaceDefs::jFEX_thin_algoSpace_width] | ) |
|
|
pure virtual |
◆ SetTowersAndCells_SG() [2/2]
virtual void LVL1::IjFEXFPGA::SetTowersAndCells_SG |
( |
int |
[][FEXAlgoSpaceDefs::jFEX_wide_algoSpace_width] | ) |
|
|
pure virtual |
The documentation for this class was generated from the following file: