jFEXSim.h

Go to the documentation of this file.

/*
  Copyright (C) 2002-2025 CERN for the benefit of the ATLAS collaboration
*/
 
//***************************************************************************
//                           jFEXSim.h  -  
//                              -------------------
//     begin                : 22 08 2019
//     email                : jacob.julian.kempster@cern.ch
//  ***************************************************************************/
 
#ifndef jFEXSim_H
#define jFEXSim_H
#include "AthenaBaseComps/AthAlgTool.h"
#include "L1CaloFEXToolInterfaces/IjFEXSim.h"
#include "AthenaKernel/CLASS_DEF.h"
#include "L1CaloFEXSim/jTower.h"
#include "jFEXFPGA.h"
#include "L1CaloFEXSim/jFEXTOB.h"
#include "L1CaloFEXSim/FEXAlgoSpaceDefs.h"
#include <vector>
 
namespace LVL1 {
  
  //Doxygen class description below:
  class jFEXSim : public AthAlgTool, virtual public IjFEXSim {
    
  public:
 
    jFEXSim(const std::string& type,const std::string& name,const IInterface* parent);
 
    virtual ~jFEXSim();
 
    virtual StatusCode initialize() override;
    virtual StatusCode finalize  () override;
 
    virtual void init (int id) override ;
 
    virtual void reset () override ;
 
    virtual int ID() override {return m_id;}
    
    virtual void SetTowersAndCells_SG(int tmp [FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_wide_algoSpace_width]) override;
    virtual void SetTowersAndCells_SG(int tmp [FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_thin_algoSpace_width]) override;
 
    virtual StatusCode ExecuteForwardASide(int tmp [2*FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_wide_algoSpace_width], jFEXOutputCollection* inputOutputCollection, const std::pair<unsigned int, const std::vector<int>&> & jetCalibrationParameters) override;
    virtual StatusCode ExecuteForwardCSide(int tmp [2*FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_wide_algoSpace_width], jFEXOutputCollection* inputOutputCollection, const std::pair<unsigned int, const std::vector<int>&> & jetCalibrationParameters) override;
    virtual StatusCode ExecuteBarrel(int tmp [2*FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_thin_algoSpace_width], jFEXOutputCollection* inputOutputCollection, const std::pair<unsigned int, const std::vector<int>&> & jetCalibrationParameters) override;
 
    virtual std::vector<std::vector<std::vector<uint32_t>>> getFwdElTOBs() override;
 
    virtual std::vector< std::vector<std::unique_ptr<jFEXTOB>> > getTauTOBs() override;
    virtual std::vector< std::vector<std::unique_ptr<jFEXTOB>> > getSmallRJetTOBs() override;
    virtual std::vector< std::vector<std::unique_ptr<jFEXTOB>> > getLargeRJetTOBs() override;
    virtual std::vector<std::unique_ptr<jFEXTOB>> getSumEtTOBs() override;
    virtual std::vector<std::unique_ptr<jFEXTOB>> getMetTOBs() override;    
    
    
  private:
  
    int m_id{};
    int m_jTowersIDs_Wide [FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_wide_algoSpace_width]{};
    int m_jTowersIDs_Thin [FEXAlgoSpaceDefs::jFEX_algoSpace_height][FEXAlgoSpaceDefs::jFEX_thin_algoSpace_width]{};
 
    std::unordered_map<int,jTower> m_jTowersColl;
    // FIXME: unused?
    //CaloCellContainer m_sCellsCollection;
    std::vector<jFEXFPGA*> m_jFEXFPGACollection;
   
    std::vector<std::vector<std::vector<uint32_t>>> m_fwdEl_tobWords;
 
    ToolHandle<IjFEXFPGA> m_jFEXFPGATool {this, "jFEXFPGATool", "LVL1::jFEXFPGA", "Tool that simulates the FPGA hardware"};
 
 
    std::vector< std::vector<std::unique_ptr<jFEXTOB>> > m_tau_tobWords;
    std::vector< std::vector<std::unique_ptr<jFEXTOB>> > m_smallRJet_tobWords;
    std::vector< std::vector<std::unique_ptr<jFEXTOB>> > m_largeRJet_tobWords;
    std::vector< std::vector<std::unique_ptr<jFEXTOB>> > m_sumET_tobWords;
    std::vector< std::vector<std::unique_ptr<jFEXTOB>> > m_Met_tobWords;    
  };
  
} // end of namespace
 
//CLASS_DEF( LVL1::jFEXSim , 246128035 , 1 )
 
 
#endif