ATLAS Offline Software
F100IntegrationConfig.py
Go to the documentation of this file.
1 # Copyright (C) 2002-2025 CERN for the benefit of the ATLAS collaboration
2 
3 from AthenaConfiguration.ComponentFactory import CompFactory
4 from AthenaConfiguration.ComponentAccumulator import ComponentAccumulator
5 
6 
7 def F1X0IntegrationCfg(flags, name = 'F1X0IntegrationAlg', **kwarg):
8  acc = ComponentAccumulator()
9 
10  kwarg.setdefault('bdfID', flags.FPGADataPrep.bdfID) # On the testbed
11  kwarg.setdefault('xclbin', flags.FPGADataPrep.xclbin)
12  if(flags.FPGADataPrep.doF110):
13  kwarg.setdefault('PixelClusterKernelName','pixel_clustering_tool')
14  else:
15  kwarg.setdefault('PixelClusterKernelName', 'pixclustering_top_v1_0')
16  kwarg.setdefault('StripClusterKernelName','processHits')
17  kwarg.setdefault('PixelL2GKernelName','l2g_pixel_tool')
18  kwarg.setdefault('StripL2GKernelName','l2g_strip_tool')
19  kwarg.setdefault('PixelEDMPrepKernelName', 'PixelEDMPrep')
20  kwarg.setdefault('StripEDMPrepKernelName', 'StripEDMPrep')
21  kwarg.setdefault('doF110', flags.FPGADataPrep.doF110)
22 
23  if ("isRoI_Seeded" in kwarg) and kwarg["isRoI_Seeded"]:
24  if 'RegSelTool' not in kwarg:
25  from RegionSelector.RegSelToolConfig import regSelTool_ITkPixel_Cfg
26  kwarg.setdefault('RegSelTool', acc.popToolsAndMerge(regSelTool_ITkPixel_Cfg(flags)))
27 
28  # Set up Chrono service
29  acc.addService(CompFactory.ChronoStatSvc(
30  PrintUserTime = True,
31  PrintSystemTime = True,
32  PrintEllapsedTime = True
33  ))
34 
35  from AthenaMonitoringKernel.GenericMonitoringTool import GenericMonitoringTool
36  montool = GenericMonitoringTool(flags, HistPath = f"F100Integration_{name}")
37  montool.defineHistogram('TIME_Total',path='EXPERT',type='TH1F',title="Total time (ms)", xbins = 400, xmin=0.0, xmax=2000.0)
38 
39  kwarg.setdefault('MonTool', montool)
40 
41  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F1X0IntegrationAlg(name, **kwarg))
42 
43  return acc
44 
45 def F1X0XRTIntegrationCfg(flags, name = 'F1X0IntegrationAlg', **kwarg):
46  acc = ComponentAccumulator()
47 
48  kwarg.setdefault('bdfID', flags.FPGADataPrep.bdfID) # On the testbed
49  kwarg.setdefault('xclbin', flags.FPGADataPrep.xclbin)
50  if(flags.FPGADataPrep.doF110):
51  kwarg.setdefault('PixelClusterKernelName','pixel_clustering_tool')
52  else:
53  kwarg.setdefault('PixelClusterKernelName', 'pixclustering_top_v1_0')
54  kwarg.setdefault('StripClusterKernelName','processHits')
55  kwarg.setdefault('PixelL2GKernelName','l2g_pixel_tool')
56  kwarg.setdefault('StripL2GKernelName','l2g_strip_tool')
57  kwarg.setdefault('PixelEDMPrepKernelName', 'PixelEDMPrep')
58  kwarg.setdefault('StripEDMPrepKernelName', 'StripEDMPrep')
59  kwarg.setdefault('doF110', flags.FPGADataPrep.doF110)
60 
61  if ("isRoI_Seeded" in kwarg) and kwarg["isRoI_Seeded"]:
62  if 'RegSelTool' not in kwarg:
63  from RegionSelector.RegSelToolConfig import regSelTool_ITkPixel_Cfg
64  kwarg.setdefault('RegSelTool', acc.popToolsAndMerge(regSelTool_ITkPixel_Cfg(flags)))
65 
66  # Set up Chrono service
67  acc.addService(CompFactory.ChronoStatSvc(
68  PrintUserTime = True,
69  PrintSystemTime = True,
70  PrintEllapsedTime = True
71  ))
72 
73  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F1X0XRTIntegrationAlg(name, **kwarg))
74 
75  return acc
76 
77 def F100StreamIntegrationCfg(flags, name = 'F100StreamIntegrationAlg', **kwarg):
78  acc = ComponentAccumulator()
79 
80  kwarg.setdefault('bdfID', flags.FPGADataPrep.bdfID) # On the testbed
81  kwarg.setdefault('xclbin', flags.FPGADataPrep.xclbin)
82  kwarg.setdefault('PixelStartClusterKernelName','loaderPixel')
83  kwarg.setdefault('PixelEndClusterKernelName','unloaderPixelCluster')
84  kwarg.setdefault('PixelEndClusterEdmKernelName','unloaderPixelEdm')
85 
86  kwarg.setdefault('StripStartClusterKernelName','loaderStrip')
87  kwarg.setdefault('StripEndClusterKernelName','unloaderStrip')
88  kwarg.setdefault('PixelL2GKernelName','l2g_pixel_tool')
89  kwarg.setdefault('StripL2GKernelName','l2g_strip_tool')
90  kwarg.setdefault('PixelEDMPrepKernelName', 'PixelEDMPrep')
91  kwarg.setdefault('StripEDMPrepKernelName', 'StripEDMPrep')
92 
93  if ("isRoI_Seeded" in kwarg) and kwarg["isRoI_Seeded"]:
94  if 'RegSelTool' not in kwarg:
95  from RegionSelector.RegSelToolConfig import regSelTool_ITkPixel_Cfg
96  kwarg.setdefault('RegSelTool', acc.popToolsAndMerge(regSelTool_ITkPixel_Cfg(flags)))
97 
98  # Set up Chrono service
99  acc.addService(CompFactory.ChronoStatSvc(
100  PrintUserTime = True,
101  PrintSystemTime = True,
102  PrintEllapsedTime = True
103  ))
104 
105  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F100StreamIntegrationAlg(name, **kwarg))
106 
107  return acc
108 
109 def F110IntegrationCfg(flags, name = 'F110IntegrationAlg', **kwarg):
110  acc = ComponentAccumulator()
111 
112  kwarg.setdefault('bdfID', flags.FPGADataPrep.bdfID) # On the testbed
113  kwarg.setdefault('xclbin', flags.FPGADataPrep.xclbin)
114  kwarg.setdefault('PixelClusterKernelName','pixel_clustering_tool')
115  kwarg.setdefault('StripClusterKernelName','processHits')
116  kwarg.setdefault('StripL2GKernelName','l2g_strip_tool')
117  kwarg.setdefault('PixelEDMPrepKernelName', 'PixelEDMPrep')
118  kwarg.setdefault('StripEDMPrepKernelName', 'StripEDMPrep')
119 
120  if ("isRoI_Seeded" in kwarg) and kwarg["isRoI_Seeded"]:
121  if 'RegSelTool' not in kwarg:
122  from RegionSelector.RegSelToolConfig import regSelTool_ITkPixel_Cfg
123  kwarg.setdefault('RegSelTool', acc.popToolsAndMerge(regSelTool_ITkPixel_Cfg(flags)))
124 
125  # Set up Chrono service
126  acc.addService(CompFactory.ChronoStatSvc(
127  PrintUserTime = True,
128  PrintSystemTime = True,
129  PrintEllapsedTime = True
130  ))
131 
132  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F110IntegrationAlg(name, **kwarg))
133 
134  return acc
135 
136 def F110StreamIntegrationCfg(flags, name = 'F110StreamIntegrationAlg', **kwarg):
137  acc = ComponentAccumulator()
138 
139  kwarg.setdefault('bdfID', flags.FPGADataPrep.bdfID) # On the testbed
140  kwarg.setdefault('xclbin', flags.FPGADataPrep.xclbin)
141  kwarg.setdefault('PixelStartClusterKernelName','pixelLoader')
142  kwarg.setdefault('PixelEndClusterKernelName','pixelUnloader')
143 
144  kwarg.setdefault('StripStartClusterKernelName','stripLoader')
145  kwarg.setdefault('StripEndClusterKernelName','stripUnloader')
146  kwarg.setdefault('StripL2GKernelName','l2g_strip_tool')
147  kwarg.setdefault('PixelEDMPrepKernelName', 'PixelEDMPrep')
148  kwarg.setdefault('StripEDMPrepKernelName', 'StripEDMPrep')
149 
150  if ("isRoI_Seeded" in kwarg) and kwarg["isRoI_Seeded"]:
151  if 'RegSelTool' not in kwarg:
152  from RegionSelector.RegSelToolConfig import regSelTool_ITkPixel_Cfg
153  kwarg.setdefault('RegSelTool', acc.popToolsAndMerge(regSelTool_ITkPixel_Cfg(flags)))
154 
155  # Set up Chrono service
156  acc.addService(CompFactory.ChronoStatSvc(
157  PrintUserTime = True,
158  PrintSystemTime = True,
159  PrintEllapsedTime = True
160  ))
161 
162  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F110StreamIntegrationAlg(name, **kwarg))
163 
164  return acc
165 
166 
167 def F100DataEncodingCfg(flags, name = 'F100DataEncodingAlg', **kwarg):
168  acc = ComponentAccumulator()
169 
170  # Set up Cluster maker tool
171  if("FPGADataFormatTool" not in kwarg):
172  from EFTrackingFPGAPipeline.DataPrepConfig import FPGADataFormatToolCfg
173  dataFormatTool = acc.popToolsAndMerge(FPGADataFormatToolCfg(flags))
174  kwarg.setdefault('FPGADataFormatTool', dataFormatTool)
175 
176  kwarg.setdefault('isRoI_Seeded', False)
177 
178  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F100DataEncodingAlg(name, **kwarg))
179 
180  return acc
181 
182 def F100EDMConversionCfg(flags, name = 'F100EDMConversionAlg', **kwarg):
183  acc = ComponentAccumulator()
184 
185  # Set up Cluster maker tool
186  if("xAODClusterMaker" not in kwarg):
187  from EFTrackingFPGAPipeline.DataPrepConfig import xAODClusterMakerCfg
188  clusterMakerTool = acc.popToolsAndMerge(xAODClusterMakerCfg(flags))
189  kwarg.setdefault('xAODClusterMaker', clusterMakerTool)
190 
191  acc.addEventAlgo(CompFactory.EFTrackingFPGAIntegration.F100EDMConversionAlg(name, **kwarg))
192 
193  return acc
194 
195 
196 def FPGAClusterSortingCfg(flags,**kwargs):
197  acc = ComponentAccumulator()
198  from FPGAClusterSorting.FPGAClusterSortingConfig import FPGAClusterSortingAlgCfg
199  ClusterSorting = FPGAClusterSortingAlgCfg(flags,**kwargs)
200 
201  acc.merge(ClusterSorting)
202  return acc
203 
204 def F100FlagsCfg(flags):
205  flags.Scheduler.ShowDataDeps=True
206  flags.Scheduler.CheckDependencies=True
207  flags.Debug.DumpEvtStore=False
208 
209  return flags
210 
211 
212 def FPGADataPreparation(flags,runStandalone=False): # thsi is used to run the F100 through Reco_tf
213  kwargs = {}
214  kwargs.setdefault('FPGAThreads', flags.Concurrency.NumThreads)
215  acc = ComponentAccumulator()
216  acc.merge(F100DataEncodingCfg(flags))
217 
218  if(flags.FPGADataPrep.doCodeType == "F1X0"):
219  acc.merge(F1X0IntegrationCfg(flags, "F1X0IntegrationAlg", **kwargs))
220  elif(flags.FPGADataPrep.doCodeType == "F1X0XRT"):
221  acc.merge(F1X0XRTIntegrationCfg(flags, "F1X0XRTIntegrationAlg", **kwargs))
222  elif(flags.FPGADataPrep.doCodeType == "F100Stream"):
223  acc.merge(F100StreamIntegrationCfg(flags, "F100StreamIntegrationAlg", **kwargs))
224  elif(flags.FPGADataPrep.doCodeType == "F110"):
225  acc.merge(F110IntegrationCfg(flags, "F110IntegrationAlg", **kwargs))
226  elif(flags.FPGADataPrep.doCodeType == "F110Stream"):
227  acc.merge(F110StreamIntegrationCfg(flags, "F110StreamIntegrationAlg", **kwargs))
228  else:
229  print("Code Type is not recognized")
230  exit(1)
231 
232  acc.merge(F100EDMConversionCfg(flags))
233  acc.merge(FPGAClusterSortingCfg(flags,**{'sortedxAODPixelClusterContainer': 'SortedFPGAPixelClusters' if runStandalone else 'ITkPixelClusters',
234  'sortedxAODStripClusterContainer': 'SortedFPGAStripClusters' if runStandalone else 'ITkStripClusters'}))
235 
236  if(not runStandalone):
237  if(not flags.FPGADataPrep.ForTiming):
238  from FPGATrackSimReporting.FPGATrackSimReportingConfig import FPGATrackSimReportingCfg
239  acc.merge(FPGATrackSimReportingCfg(flags,
240  perEventReports = False, # set to True if per-event information is needed for debugging (e.g. cluster, tracks). Otherwise it produces a lot of output
241  **{'xAODPixelClusterContainers' : ['ITkPixelClusters'],
242  'xAODStripClusterContainers' : ['ITkStripClusters'],
243  'FPGAActsTracks' : [f'{flags.Tracking.ActiveConfig.extension}Tracks',f'SiSPTracksSeedSegments{flags.Tracking.ActiveConfig.extension}PixelTracks'],
244  'isDataPrep': True} ))
245 
246  from PixelConditionsAlgorithms.ITkPixelConditionsConfig import ITkPixelDetectorElementStatusAlgCfg
247  acc.merge(ITkPixelDetectorElementStatusAlgCfg(flags))
248 
249  from SCT_ConditionsAlgorithms.ITkStripConditionsAlgorithmsConfig import ITkStripDetectorElementStatusAlgCfg
250  acc.merge(ITkStripDetectorElementStatusAlgCfg(flags))
251 
252  if flags.Acts.EDM.PersistifyClusters or flags.Acts.EDM.PersistifySpacePoints:
253  toAOD = []
254 
255  pixel_cluster_shortlist = ['-pixelClusterLink']
256  strip_cluster_shortlist = ['-sctClusterLink']
257 
258  pixel_cluster_variables = '.'.join(pixel_cluster_shortlist)
259  strip_cluster_variables = '.'.join(strip_cluster_shortlist)
260 
261  toAOD += ['xAOD::PixelClusterContainer#ITkPixelClusters',
262  'xAOD::PixelClusterAuxContainer#ITkPixelClustersAux.' + pixel_cluster_variables,
263  'xAOD::StripClusterContainer#ITkStripClusters',
264  'xAOD::StripClusterAuxContainer#ITkStripClustersAux.' + strip_cluster_variables]
265  from OutputStreamAthenaPool.OutputStreamConfig import addToAOD
266  acc.merge(addToAOD(flags, toAOD))
267  return acc
268 
269 
270 
271 
272 
273 if __name__ == "__main__":
274  from AthenaConfiguration.AllConfigFlags import initConfigFlags
275  flags = initConfigFlags()
276 
277  flags.Detector.EnableCalo = False
278  flags.FPGADataPrep.DoActs = True
279  flags.Acts.doRotCorrection = False
280 
281  flags.Concurrency.NumThreads = 1
282  flags.Input.Files = ["/cvmfs/atlas-nightlies.cern.ch/repo/data/data-art/PhaseIIUpgrade/EFTracking/ATLAS-P2-RUN4-03-00-00/RDO/reg0_singlemu.root"]
283  # flags.Input.Files = ["/cvmfs/atlas-nightlies.cern.ch/repo/data/data-art/PhaseIIUpgrade/RDO/ATLAS-P2-RUN4-03-00-00/mc21_14TeV.601229.PhPy8EG_A14_ttbar_hdamp258p75_SingleLep.recon.RDO.e8481_s4149_r14700/RDO.33629020._000047.pool.root.1"]
284  flags.Output.AODFileName = "FPGA.Benchmark.AOD.pool.root"
285  flags.Debug.DumpEvtStore=False
286  flags.fillFromArgs()
287 
288  if(not flags.FPGADataPrep.ForTiming):
289  # DataPreparation Pipeline doesn't do spacepoint fomration, we need ACTS to do it
290  flags.FPGADataPrep.PassThrough.ClusterOnly = True
291  # For Spacepoint formation
292  if flags.FPGADataPrep.PassThrough.ClusterOnly:
293  flags.Acts.useCache = False
294  flags.Tracking.ITkMainPass.doActsSeed = True
295 
296  flags.Tracking.ITkMainPass.doAthenaToActsCluster = True
297  flags.Tracking.ITkMainPass.doAthenaToActsSpacePoint = True
298  flags.Tracking.ITkMainPass.doAthenaSpacePoint = True
299  else:
300  flags.Tracking.doTruth=False
301  flags.ITk.doTruth=False
302  flags.InDet.doTruth=False
303 
304  flags.lock()
305  flags = flags.cloneAndReplace("Tracking.ActiveConfig", "Tracking.ITkMainPass", keepOriginal=True)
306 
307  from AthenaConfiguration.MainServicesConfig import MainServicesCfg
308  cfg = MainServicesCfg(flags)
309 
310  from AthenaPoolCnvSvc.PoolReadConfig import PoolReadCfg
311  cfg.merge(PoolReadCfg(flags))
312 
313  if(not flags.FPGADataPrep.ForTiming):
314  #Truth
315  if flags.Input.isMC:
316  from xAODTruthCnv.xAODTruthCnvConfig import GEN_AOD2xAODCfg
317  cfg.merge(GEN_AOD2xAODCfg(flags))
318 
319  # Standard reco
320  from InDetConfig.ITkTrackRecoConfig import ITkTrackRecoCfg
321  cfg.merge(ITkTrackRecoCfg(flags))
322 
323  from InDetConfig.InDetPrepRawDataToxAODConfig import TruthParticleIndexDecoratorAlgCfg
324  cfg.merge( TruthParticleIndexDecoratorAlgCfg(flags) )
325 
326  else:
327  from PixelConditionsAlgorithms.ITkPixelConditionsConfig import ITkPixelDetectorElementStatusAlgCfg
328  cfg.merge(ITkPixelDetectorElementStatusAlgCfg(flags))
329 
330  cfg.merge(FPGADataPreparation(flags,runStandalone=True))
331 
332  OutputItemList = []
333  # # Connection to ACTS
334  if flags.FPGADataPrep.DoActs:
335 
336  # convert xAOD Clusters to SPs
337  from EFTrackingFPGAUtility.DataPrepToActsConfig import UseActsSpacePointFormationCfg
338  cfg.merge(UseActsSpacePointFormationCfg(flags))
339 
340 
341  # Run the ACTS Fast Tracking on FPGA clusters
342  from FPGATrackSimConfTools.FPGATrackSimDataPrepConfig import FPGATrackSimDataPrepConnectToFastTracking
343  cfg.merge(FPGATrackSimDataPrepConnectToFastTracking(flags, FinalTracks="FPGA",
344  **{'PixelSeedingAlg.InputSpacePoints' : ['FPGAPixelSpacePoints'],
345  'StripSeedingAlg.InputSpacePoints' : [''],
346  'TrackFindingAlg.UncalibratedMeasurementContainerKeys' : ["SortedFPGAPixelClusters","SortedFPGAStripClusters"],
347  'PixelClusterToTruthAssociationAlg.Measurements' : 'SortedFPGAPixelClusters',
348  'StripClusterToTruthAssociationAlg.Measurements' : 'SortedFPGAStripClusters'}))
349  if(not flags.FPGADataPrep.ForTiming):
350 
351  # Run the ACTS Fast Tracking (C-100) as an additional reference
352  cfg.merge(FPGATrackSimDataPrepConnectToFastTracking(flags, FinalTracks="ActsFast"))
353 
354  OutputItemList += [
355  "xAOD::TrackParticleContainer#FPGATrackParticles",
356  "xAOD::TrackParticleAuxContainer#FPGATrackParticlesAux."
357  ]
358 
359 
360  if(not flags.FPGADataPrep.ForTiming):
361  OutputItemList += [
362  "xAOD::StripClusterContainer#FPGAStripClusters",
363  "xAOD::StripClusterAuxContainer#FPGAStripClustersAux.",
364  "xAOD::PixelClusterContainer#FPGAPixelClusters",
365  "xAOD::PixelClusterAuxContainer#FPGAPixelClustersAux.",
366  ]
367 
368  from EFTrackingFPGAOutputValidation.FPGAOutputValidationConfig import FPGAOutputValidationCfg
369  cfg.merge(FPGAOutputValidationCfg(flags, **{
370  "pixelKeys": ["FPGAPixelClusters", "ITkPixelClusters"],
371  "stripKeys": ["FPGAStripClusters", "ITkStripClusters"],
372  'doDiffHistograms':True,
373  'matchByID' : False,
374  'allowedRdoMisses': 1000}))
375 
376 
377  # Prepare output
378  from xAODMetaDataCnv.InfileMetaDataConfig import SetupMetaDataForStreamCfg
379  from AthenaConfiguration.Enums import MetadataCategory
380  cfg.merge(SetupMetaDataForStreamCfg(flags,"AOD",
381  createMetadata=[
382  MetadataCategory.ByteStreamMetaData,
383  MetadataCategory.LumiBlockMetaData,
384  MetadataCategory.TruthMetaData,
385  MetadataCategory.IOVMetaData,],))
386 
387  from OutputStreamAthenaPool.OutputStreamConfig import addToAOD
388  cfg.merge(addToAOD(flags, OutputItemList))
389 
390  flags.dump()
391 
392  from AthenaCommon.Constants import DEBUG
393  cfg.foreach_component("AthEventSeq/*").OutputLevel = DEBUG
394  cfg.printConfig(withDetails=True, summariseProps=True)
395  cfg.store(open("F100IntegrationAlg.pkl", "wb"))
396  cfg.run(flags.Exec.MaxEvents)
397 
398 
399 
F100IntegrationConfig.F1X0IntegrationCfg
def F1X0IntegrationCfg(flags, name='F1X0IntegrationAlg', **kwarg)
Definition: F100IntegrationConfig.py:7
python.ITkTrackRecoConfig.ITkTrackRecoCfg
ComponentAccumulator ITkTrackRecoCfg(flags)
Main ITk tracking config #####################.
Definition: ITkTrackRecoConfig.py:514
python.JetAnalysisCommon.ComponentAccumulator
ComponentAccumulator
Definition: JetAnalysisCommon.py:302
F100IntegrationConfig.F110StreamIntegrationCfg
def F110StreamIntegrationCfg(flags, name='F110StreamIntegrationAlg', **kwarg)
Definition: F100IntegrationConfig.py:136
ITkPixelConditionsConfig.ITkPixelDetectorElementStatusAlgCfg
def ITkPixelDetectorElementStatusAlgCfg(flags, name="ITkPixelDetectorElementStatusAlg", **kwargs)
Definition: ITkPixelConditionsConfig.py:178
xAODTruthCnvConfig.GEN_AOD2xAODCfg
def GEN_AOD2xAODCfg(flags, name="GEN_AOD2xAOD", **kwargs)
Definition: xAODTruthCnvConfig.py:22
F100IntegrationConfig.F100DataEncodingCfg
def F100DataEncodingCfg(flags, name='F100DataEncodingAlg', **kwarg)
Definition: F100IntegrationConfig.py:167
FPGAClusterSortingConfig.FPGAClusterSortingAlgCfg
def FPGAClusterSortingAlgCfg(flags, name="FPGAClusterSortingAlg", **kwargs)
Definition: FPGAClusterSortingConfig.py:6
DataPrepConfig.FPGADataFormatToolCfg
def FPGADataFormatToolCfg(flags, name='FPGADataFormatTool', **kwargs)
Definition: DataPrepConfig.py:25
python.InDetPrepRawDataToxAODConfig.TruthParticleIndexDecoratorAlgCfg
def TruthParticleIndexDecoratorAlgCfg(flags, name='TruthParticleIndexDecoratorAlg', **kwargs)
Definition: InDetPrepRawDataToxAODConfig.py:6
RegSelToolConfig.regSelTool_ITkPixel_Cfg
def regSelTool_ITkPixel_Cfg(flags)
Definition: RegSelToolConfig.py:120
GenericMonitoringTool
Definition: GenericMonitoringTool.h:51
python.ITkStripConditionsAlgorithmsConfig.ITkStripDetectorElementStatusAlgCfg
def ITkStripDetectorElementStatusAlgCfg(flags, name="ITkStripDetectorElementStatusAlg", **kwargs)
Definition: ITkStripConditionsAlgorithmsConfig.py:91
F100IntegrationConfig.FPGAClusterSortingCfg
def FPGAClusterSortingCfg(flags, **kwargs)
Definition: F100IntegrationConfig.py:196
F100IntegrationConfig.F100StreamIntegrationCfg
def F100StreamIntegrationCfg(flags, name='F100StreamIntegrationAlg', **kwarg)
Definition: F100IntegrationConfig.py:77
F100IntegrationConfig.FPGADataPreparation
def FPGADataPreparation(flags, runStandalone=False)
Definition: F100IntegrationConfig.py:212
python.MainServicesConfig.MainServicesCfg
def MainServicesCfg(flags, LoopMgr='AthenaEventLoopMgr')
Definition: MainServicesConfig.py:310
Constants
some useful constants -------------------------------------------------—
calibdata.exit
exit
Definition: calibdata.py:235
print
void print(char *figname, TCanvas *c1)
Definition: TRTCalib_StrawStatusPlots.cxx:26
TCS::join
std::string join(const std::vector< std::string > &v, const char c=',')
Definition: Trigger/TrigT1/L1Topo/L1TopoCommon/Root/StringUtils.cxx:10
python.FPGATrackSimDataPrepConfig.FPGATrackSimDataPrepConnectToFastTracking
def FPGATrackSimDataPrepConnectToFastTracking(flagsIn, FinalTracks="F100-", **kwargs)
Definition: FPGATrackSimDataPrepConfig.py:442
DataPrepConfig.xAODClusterMakerCfg
def xAODClusterMakerCfg(flags, name='xAODClusterMaker', **kwarg)
Definition: DataPrepConfig.py:31
DataPrepToActsConfig.UseActsSpacePointFormationCfg
ComponentAccumulator UseActsSpacePointFormationCfg(flags, **kwargs)
Definition: DataPrepToActsConfig.py:12
Trk::open
@ open
Definition: BinningType.h:40
python.AllConfigFlags.initConfigFlags
def initConfigFlags()
Definition: AllConfigFlags.py:19
F100IntegrationConfig.F1X0XRTIntegrationCfg
def F1X0XRTIntegrationCfg(flags, name='F1X0IntegrationAlg', **kwarg)
Definition: F100IntegrationConfig.py:45
python.OutputStreamConfig.addToAOD
def addToAOD(flags, itemOrList, **kwargs)
Definition: OutputStreamConfig.py:202
if
if(febId1==febId2)
Definition: LArRodBlockPhysicsV0.cxx:567
DataPrepConfig.FPGATrackSimReportingCfg
def FPGATrackSimReportingCfg(flags, name='FPGATrackSimReportingAlg', **kwargs)
Definition: DataPrepConfig.py:6
InfileMetaDataConfig.SetupMetaDataForStreamCfg
def SetupMetaDataForStreamCfg(flags, streamName="", AcceptAlgs=None, createMetadata=None, propagateMetadataFromInput=True, *args, **kwargs)
Definition: InfileMetaDataConfig.py:222
F100IntegrationConfig.F110IntegrationCfg
def F110IntegrationCfg(flags, name='F110IntegrationAlg', **kwarg)
Definition: F100IntegrationConfig.py:109
python.PoolReadConfig.PoolReadCfg
def PoolReadCfg(flags)
Definition: PoolReadConfig.py:71
F100IntegrationConfig.F100FlagsCfg
def F100FlagsCfg(flags)
Definition: F100IntegrationConfig.py:204
FPGAOutputValidationConfig.FPGAOutputValidationCfg
def FPGAOutputValidationCfg(flags, **kwargs)
Definition: FPGAOutputValidationConfig.py:3
F100IntegrationConfig.F100EDMConversionCfg
def F100EDMConversionCfg(flags, name='F100EDMConversionAlg', **kwarg)
Definition: F100IntegrationConfig.py:182
Generated on Sat Nov 1 2025 21:10:05 for ATLAS Offline Software by   doxygen 1.8.18