|
ATLAS Offline Software
|
Go to the documentation of this file.
56 <<
"signalType= " << ((signalType ==
WIRE) ?
"Wire" :
"Strip")
57 <<
" layer= " <<
layer <<
" rNumber= " <<rNumber <<
" ch= "<<
ch
58 <<
"id(PP)= " <<idPP <<
" connector(PP)= " <<conPP <<
" ch(PP)= " <<chPP
64 m_PP[PPType][idPP]->setASDOut(chPP,conPP,ASDOut);
79 }
else if (
layer<=8) {
90 m_octantId(0), m_moduleId(0),
92 m_SL(0), m_TMDB(0), m_NSW(0),m_BIS78(0),
93 m_tgcArgs(nullptr), m_dbMgr(nullptr)
97 m_PP[iPatchPanelType].clear();
100 m_SB[iSlaveBoardType].clear();
103 m_HPB[iHighPtBoardType].clear();
111 std::shared_ptr<const LVL1TGC::TGCTMDB> tm,
112 std::shared_ptr<const LVL1TGC::TGCNSW> nsw,
113 std::shared_ptr<const LVL1TGC::TGCBIS78> bis78)
114 : m_id(idIn), m_regionType(
type), m_numberOfHit(0),
115 m_TMDB(tm), m_NSW(nsw), m_BIS78(bis78),
116 m_tgcArgs(tgcargs), m_dbMgr(
db)
167 for (
int jpp=0; jpp <=
SDPP; jpp++) {
169 for (
unsigned int i=0;
i <
m_PP[jpp].size();
i++) {
175 m_PP[jpp][
i]->setType(jpp);
184 for (
int jsb=0; jsb <=
SDSB; jsb++) {
186 for (
unsigned int i=0;
i <
m_SB[jsb].size();
i++) {
192 m_SB[jsb][
i]->setType(jsb);
203 for (
unsigned int i=0;
i <
m_HPB[jhp].size();
i++) {
207 m_HPB[jhp][
i]->setType(jhp);
217 for (
int jpp=0; jpp <=
SDPP; jpp++) {
222 for (
unsigned int i=0;
i <
m_PP[jpp].size();
i++) {
226 m_PP[jpp][
i]->setType(jpp);
232 for (
int jsb=0; jsb<=
SDSB; jsb+=1) {
238 m_SB[jsb][0]->setType(jsb);
240 m_SB[jsb][0]->setId(0);
256 int startType, endType;
267 for (
int i=startType;
i <= endType;
i++) {
269 std::cerr <<
"connectionPPToSB :"
272 <<
" #PP=" <<
m_PP[
i].size()
273 <<
" #SB=" <<
m_SB[
i].size()
276 for(
unsigned int iPP = 0; iPP <
m_PP[
i].size(); iPP++) {
279 for (
unsigned int iSB = 0; iSB <
m_SB[
i].size(); iSB++) {
294 for (
unsigned int iPP = 1; iPP <
m_PP[
WDPP].size(); iPP++) {
299 for (
unsigned int iPP = 1; iPP <
m_PP[
WTPP].size(); iPP++) {
304 for (
unsigned int iPP = 1; iPP <
m_PP[
STPP].size(); iPP++) {
309 for (
unsigned int iPP = 1; iPP <
m_PP[
SDPP].size(); iPP++) {
324 if (
i==
WISB )
continue;
325 if (
i==
SISB )
continue;
327 for (
unsigned int iSB = 0; iSB <
m_SB[
i].size(); iSB++) {
330 for (
unsigned int iHPB = 0; iHPB <
m_HPB[
type].size(); iHPB += 1){
348 for (
unsigned int iHPB = 0; iHPB <
m_HPB[
WHPB].size(); iHPB++){
351 for (
unsigned int iHPB = 0; iHPB <
m_HPB[
SHPB].size(); iHPB++) {
380 for (
unsigned int j=0; j<
m_PP[
i].size(); j++) {
387 for (
unsigned int j=0; j <
m_SB[
i].size(); j+=1) {
394 for(
unsigned int j=0; j <
m_HPB[
i].size(); j+=1) {
410 std::cout <<
"numberOfPP(index in a type): " <<
m_PP[j].size() << std::endl;
412 std::cout <<
" Type:" << ppasic->getType();
413 std::cout <<
" Id:" << ppasic->getId();
421 std::cout <<
"numberOfSB(index in a type): " <<
m_SB[j].size() << std::endl;
422 for (
unsigned int i=0;
i <
m_SB[j].size();
i++) {
423 std::cout <<
" Type:" <<
m_SB[j][
i]->getType();
424 std::cout <<
" Id:" <<
m_SB[j][
i]->getId();
431 std::cout <<
"numberOfHPB(index in a type):" <<
m_HPB[j].size() << std::endl;
432 for(
unsigned int i=0;
i <
m_HPB[j].size();
i+=1) {
433 std::cout <<
" Type:" <<
m_HPB[j][
i]->getType();
434 std::cout <<
" Id:" <<
m_HPB[j][
i]->getId();
439 std::cout <<
"SectorLogic" << std::endl;
441 std::cout <<
"SL:" <<
m_SL << std::endl;
443 std::cout <<
" Region:";
445 std::cout <<
"Endcap" << std::endl;
447 std::cout <<
"Forward" << std::endl;
450 std::cout <<
"NO SL" << std::endl;
TGCRegionType getRegion() const
singleton-like access to IMessageSvc via open function and helper
int getSBIdToPP(int type, int port, int index) const
class TGCPatchPanel TGCWireTripletPP
const TGCConnectionSBToHPB * getSBToHPB() const
int getPatchPanelType(TGCSignalType signal, int layer) const
void connectPPToSB(const TGCConnectionPPToSB *connection)
void setBIS78(std::shared_ptr< const LVL1TGC::TGCBIS78 > bis78)
class TGCPatchPanel TGCStripTripletPP
const TGCDatabaseManager * m_dbMgr
class TGCPatchPanel TGCWireDoubletPP
void setNSW(std::shared_ptr< const LVL1TGC::TGCNSW > nsw)
TGCForwardBackwardType m_forwardBackward
IMessageSvc * getMessageSvc(bool quiet=false)
std::shared_ptr< const LVL1TGC::TGCTMDB > m_TMDB
const TGCReadoutIndex & GetTGCReadoutIndex() const
int getHPBIdToSB(int type, int index) const
void connectHPBToSL(const TGCConnectionHPBToSL *connection)
int getNumberOfPort() const
TGCSSCController * getSSCController()
int GetLayerNumber() const
std::vector< TGCHighPtBoard * > m_HPB[NumberOfHighPtBoardType]
void setTMDB(std::shared_ptr< const LVL1TGC::TGCTMDB > tmdb)
TGCSignalType GetSignalType() const
LVL1TGC::TGCSide m_sideId
std::vector< TGCPatchPanel * > m_PP[NumberOfPatchPanelType]
int getNumber(const unsigned int type) const
void setWireHighPtBoard(int port, TGCHighPtBoard *highPtBoard)
void setModule(const TGCConnectionPPToSL *connection)
int getId(const unsigned int type, const unsigned int board) const
class TGCPatchPanel TGCStripDoubletPP
int getHPBPortToSB(int type, int index) const
void connectSBToHPB(const TGCConnectionSBToHPB *connection)
const TGCConnectionASDToPP * m_ASDToPP[NumberOfPatchPanelType]
const TGCConnectionHPBToSL * getHPBToSL() const
std::vector< TGCSlaveBoard * > m_SB[NumberOfSlaveBoardType]
void setNumberOfWireHighPtBoard(int iData)
TGCRegionType m_regionType
class TGCPatchPanel TGCStripInnerPP
const TGCConnectionPPToSB * getPPToSB() const
void setStripHighPtBoard(TGCHighPtBoard *highPtBoard)
class TGCPatchPanel TGCWireInnerPP
TGCSide
The sides of TGC (A- or C-side)
int distributeSignal(const TGCASDOut *asdOut)
@ NumberOfHighPtBoardType
void connectAdjacentHPB()
std::shared_ptr< const LVL1TGC::TGCNSW > m_NSW
std::shared_ptr< const LVL1TGC::TGCBIS78 > m_BIS78
int getSLPortToHPB(int type, int index) const
int getConnection(const int sideId, const int layer, const int chamber, const int line, int *pp, int *connector, int *channel) const